MT90222 Просмотр технического описания (PDF) - Zarlink Semiconductor Inc

Номер в каталоге

Компоненты Описание

производитель

MT90222

T1/E1/J1 Single Chip Transceiver

Zarlink Semiconductor Inc 

MT90222/3/4

Data Sheet

The device provides up to 8 internal IMA processors and allows for bandwidth scaleability.

The implementation of IMA as per AF-PHY-0086.001 Inverse Multiplexing for ATM (IMA) Specification Version 1.1

is divided into hardware and software functions. Hardware functions are implemented in the MT90222/3/4 device

and software functions are implemented by the IMA Core (Zarlink or user) software. Additional hardware functions

are included to assist in the collection of statistical information to support MIB implementation.

Hardware functions that are implemented in the MT90222/3/4 device are:

• Utopia Level 1 or 2 compatible MPHY Interface

• Incoming HEC verification and correction (optional)

• Generation of a new HEC byte

• Format outgoing bytes into multi-vendor TDM formats

• Retrieve ATM Cells from the incoming multi-vendor TDM format

• Perform cell delineation

• Cell pre-processing

• Provide various counters to assist in performance monitoring

• TDM expansion ring to span multiple devices

Hardware functions that are implemented by the IMA processor in the MT90222/3/4 device are:

• Transmit scheduler (one per IMA group)

• Generation of the TX IMA Data Cell Rate clock

• Generation and insertion of ICP cells, Filler Cells and Stuff Cells in IMA mode and Idle Cells in TC mode; the

ICP cells are programmed by the user and the Filler and Idle cells are pre-defined

• Perform IMA Frame synchronization

• Retrieve and process Rx ICP cells in IMA Mode

• Management of RX links to be part of the internal re-sequencer when active

• Extraction of RX IMA Data Cell Rate clock

• Verification of delays between links

• Perform re-sequencing of ATM cells using external asynchronous Static RAM

• Can accommodate more than 200 msec of link differential delay depending on the amount of external

memory

• Provide structured Interrupt scheme to report various events

3

Zarlink Semiconductor Inc.

Share Link: