DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

Q67100-Q2039 Просмотр технического описания (PDF) - Siemens AG

Номер в каталоге
Компоненты Описание
производитель
Q67100-Q2039 Datasheet PDF : 23 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HYB 314100BJ/BJL-50/-60/-70
3.3V 4M x 1 DRAM
Notes:
1) All voltages are referenced to VSS.
2) ICC1, ICC3, ICC4 and ICC6 depend on cycle rate.
3) ICC1 and ICC4 depend on output loading. Specified values are measured with the output open.
4) Address can be changed once or less while RAS = VIL. In the case of ICC4 it can be changed once or less during
a fast page mode cycle (tPC).
5) An initial pause of 200 µs is required after power-up followed by 8 RAS cycles of which at least one cycle has
to be a refresh cycle, before proper device operation is achieved. In case of using internal refresh counter, a
minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
6) AC measurements assume tT = 5 ns.
7) VIH (min.) and VIL (max.) are reference levels for measuring timing of input signals. Transition times are also
measured between VIH and VIL.
8) Measured with the specified current load and 100 pF at VOL = 0.8 and VOH = 2.0 V.
9) Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point
only: If tRCD is greater than the specified tRCD (max.) limit, then access time is controlled by tCAC.
10)Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a reference point
only: If tRAD is greater than the specified tRAD (max.) limit, then access time is controlled by tAA.
11)Either tRCH or tRRH must be satisfied for a read cycle.
12)tOFF (max.) defines the time at which the outputs achieve the open-circuit condition and are not referenced to
output voltage levels.
13)tWCS, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as
electrical characteristics only. If tWCS > tWCS (min.), the cycle is an early write cycle and the data out pin will remain
open-circuit (high impedance) through the entire cycle; if tRWD > tRWD (min.), tCWD > tCWD (min.), tAWD > tAWD (min.) and
tCPWD > tCPWD (min.), the cycle is a read-write cycle and DO will contain data read from the selected cells. If neither
of the above sets of conditions is satisfied, the condition of the DO pin (at access time) is indeterminate.
14)These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge
in read-write cycles.
Semiconductor Group
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]