DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CDS-1401MM Просмотр технического описания (PDF) - Murata Power Solutions

Номер в каталоге
Компоненты Описание
производитель
CDS-1401MM Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
®
®
CDS-1401
CALIBRATION PROCEDURE
Offset Adjust (Figure 5)
Offset and pedestal errors may be compensated for by
applying external voltages to pin 1 (OFFSET ADJUST V1) and/
or pin 9 (OFFSET ADJUST V2) using either voltage-output
DAC’s or potentiometers configured to appear as voltage
sources.
Offset and pedestal errors may also be compensated for by
applying external currents to pin 2 (OFFSET ADJUST I1) and/
or pin 10 (OFFSET ADJUST I2) by using either current-output
DAC’s or potentiometers configured to appear as current
sources.
1. Connect pin 8 (S/H2 SUMMING NODE) either directly to
pin 7 (S/H1 ROUT) or through a 200 Ohm potentiometer to
pin 6 (S/H1 OUT).
2. Tie pins 3 (ANALOG INPUT 1) and 4 (ANALOG INPUT 2)
to pin 5 (ANALOG GROUND).
3. Adjust OFFSET ADJUST V1 or OFFSET ADJUST I1 (while
S/H1 is in the hold mode) until pin 6 (S/H1 OUT) equals 0V.
4. Adjust OFFSET ADJUST V2 or OFFSET ADJUST I2 (while
S/H2 is in the hold mode) until pin 22 (VOUT) equals 0V.
5. To negate the effect of output droop on the offset-adjust
process, each S/H must be continually switched between its
sample and hold modes and adjusted so its output equals
zero immediately after going into the hold mode.
The sensitivity of the voltage offset adjustments is 100mV per
Volt. The sensitivity of the current offset adjustments is
1V per mA. Pins 1, 2, 9 and 10 should be left open (floating)
when not being used for offset adjustment.
Gross Offset Adjustment
For gross offset adjustments use pin 2 (OFFSET ADJUST I1)
and/or pin 10 (OFFSET ADJUST I2). All connections made to
pin 2 and pin 10 should be very short because these are very
sensitive points.
Sourcing 1mA into OFFSET ADJUST I1 will cause a –1V offset
change at pin 6 (S/H1 OUT). It will also cause a +1V offset
change at pin 22 (V OUT) if pin 7 (S/H1 ROUT) is connected to
pin 8 (S/H2 SUMMING NODE).
Sourcing 1mA into OFFSET ADJUST I2 will cause a –1V offset
change at pin 22 (V OUT).
Gain Matching Adjustment (Differential Gain)
between S/H1 and S/H2
The user can adjust the gain matching (differential gain)
between S/H1 and S/H2 by leaving pin 7 (S/H1 ROUT) floating
(open) and connecting a 200 Ohm potentiometer between pin
6 (S/H1 OUT) and pin 8 (S/H2 SUMMING NODE). Note, offset
adjustment should take place before gain matching
adjustment.
Apply a full-scale input to both pins 3 (ANALOG INPUT 1) and
4 (ANALOG INPUT 2). Adjust the 200 Ohm potentiometer
(with both S/H's in the sample mode) until pin 22 (V OUT) is
0V.
If gain matching adjustment is not required, leave pin 6 (S/H1
OUT) floating (open) and tie pin 7 (S/H1 ROUT) to pin 8 (S/H2
SUMMING NODE).
+15V
–15V
1
OFFSET ADJUST V1
+15V ANALOG SUPPLY
24
+15V
CDS-1401
0.1µF
+
2.2µF
200
2
OFFSET ADJUST I1
3
ANALOG INPUT 1
4
ANALOG INPUT 2
5
ANALOG GROUND
6
S/H1 OUT
7
S/H1 ROUT
8
S/H2 SUMMING NODE
+15V
9
OFFSET ADJUST V2
–15V
10
11
12
OFFSET ADJUST I2
S/H1 COMMAND
S/H2 COMMAND
ANALOG GROUND
V OUT
ANALOG GROUND
A/D CLOCK 2
A/D CLOCK 2
A/D CLOCK 1
A/D CLOCK 1
+5V DIGITAL SUPPLY
23
22
21
20
19
18
17
16
0.1µF
+5V
+
2.2µF
15
DIGITAL GROUND
14
ANALOG GROUND
–15V ANALOG SUPPLY
13
0.1µF
–15V
2.2µF
Figure 5. CDS-1401 Typical Connection Diagram
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]