74LV174DB,112 Просмотр технического описания (PDF) - NXP Semiconductors.

Номер в каталоге

Компоненты Описание

производитель

74LV174DB,112

Hex D-type flip-flop with reset; positive-edge trigger

NXP Semiconductors. 

Philips Semiconductors

Hex D-type flip-flop with reset; positive edge-trigger

Product specification

74LV174

FEATURES

• Wide operating voltage: 1.0 to 5.5V

• Optimized for Low Voltage applications: 1.0 to 3.6V

• Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V

• Typical VOLP (output ground bounce) t 0.8V @ VCC = 3.3V,

Tamb = 25°C

• Typical VOHV (output VOH undershoot) u 2V @ VCC = 3.3V,

Tamb = 25°C

• Output capability: standard

• ICC category: MSI

QUICK REFERENCE DATA

GND = 0V; Tamb = 25°C; tr = tf v2.5 ns

SYMBOL

PARAMETER

DESCRIPTION

The 74LV174 is a low–voltage Si–gate CMOS device and is pin and

function compatible with the 74HC/HCT174.

The 74LV174 has six edge–triggered D–type flip–flops with

individual D inputs and Q outputs. The common clock (CP) and

master reset (MR) inputs load and reset (clear) all flip–flops

simultaneously.

The register is fully edge–triggered. The state of each D input, one

set–up time prior to the LOW–to–HIGH clock transition, is

transferred to the corresponding output of the flip–flop.

A LOW level on the MR input forces all outputs LOW, independently

of clock or data inputs.

The device is useful for applications requiring true outputs only and

clock and master reset inputs that are common to all storage

elements.

CONDITIONS

TYPICAL

UNIT

tPHL/tPLH

fmax

CI

CPD

Propagation delay

CP to Qn

MR to Qn

Maximum clock frequency

Input capacitance

Power dissipation capacitance per flip-flop

CL = 15pF

VCC = 3.3V

VCC = 3.3V

Notes 1 and 2

16

13

ns

77

MHz

3.5

pF

17

pF

NOTES:

1. CPD is used to determine the dynamic power dissipation (PD in µW)

PD = CPD VCC2 x fi )S (CL VCC2 fo) where:

fi = input frequency in MHz; CL = output load capacitance in pF;

fo = output frequency in MHz; VCC = supply voltage in V;

S (CL VCC2 fo) = sum of the outputs.

2. The condition is VI = GND to VCC

ORDERING INFORMATION

PACKAGES

16-Pin Plastic DIL

16-Pin Plastic SO

16-Pin Plastic SSOP Type II

16-Pin Plastic TSSOP

TEMPERATURE RANGE OUTSIDE NORTH AMERICA

–40°C to +125°C

74LV174 N

–40°C to +125°C

74LV174 D

–40°C to +125°C

74LV174 DB

–40°C to +125°C

74LV174 PW

NORTH AMERICA

74LV174 N

74LV174 D

74LV174 DB

74LV174PW DH

PKG. DWG. #

SOT38-4

SOT109-1

SOT338-1

SOT403-1

1998 May 20

2

853–1964 19422

Share Link: