XRT83L34IV(2004) Просмотр технического описания (PDF) - Exar Corporation

Номер в каталоге

Компоненты Описание

производитель

XRT83L34IV
(Rev.:2004)

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

Exar Corporation 

XRT83L34

QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. P1.3.4

PRELIMINARY

SIGNAL NAME

TCLK_0

PIN #

1

TCLK_1

128

TCLK_2

103

TCLK_3

102

TAOS_0

69

TAOS_1

70

TAOS_2

71

TAOS_3

72

TYPE

I

I

DESCRIPTION

Transmitter Clock Input for Channel _0 - Host mode and Hardware mode

E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm.

During normal operation TCLK_0 is used for sampling input data at TPOS_0/

TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing refer-

ence for the transmit pulse shaping circuit.

Transmitter Clock Input for Channel _1

Transmitter Clock Input for Channel _2

Transmitter Clock Input for Channel _3

NOTE: Internally pulled “Low” with a 50kΩ resistor for all channels.

Transmit All Ones for Channel _0 - Hardware mode

Setting this pin "High" enables the transmission of an “All Ones” Pattern from

Channel _0. A "Low" level stops the transmission of the “All Ones” Pattern.

Transmit All Ones for Channel _1

Transmit All Ones for Channel _2

Transmit All Ones for Channel _3

WR_R/W

69

RD_DS

70

ALE_AS

71

CS

72

TXON_0

122

TXON_1

123

TXON_2

124

TXON_3

125

Host mode: these pins act as various microprocessor functions. See “Micro-

processor Interface” on page 9.

NOTE: These pins are internally pulled “Low” with a 50kΩ resistor.

I

Transmitter Turn On for Channel _0

Hardware mode

Setting this pin "High" turns on the Transmit Section of Channel _0 and has no

control of the Channel_0 receiver. When TXON_0 = “0” then TTIP_0 and

TRING_0 driver outputs will be tri-stated.

NOTE: In Hardware mode only, all receiver channels will be turned on upon

power-up and there is no provision to power them off. The receive

channels can only be independently powered on or off in Host mode.

In Host mode

The TXON_n bits in the channel control registers turn each channel Transmit

section ON or OFF. However, control of the on/off function can be transferred

to the Hardware pins by setting the TXONCTL bit (bit 6) to “1” in the register at

address hex 0x42.

Transmitter Turn On for Channel _1

Transmitter Turn On for Channel _2

Transmitter Turn On for Channel _3

NOTE: Internally pulled "Low" with a 50kΩ resistor for all channels.

8

Share Link: