VN920PEP-E Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге

Компоненты Описание

производитель

VN920PEP-E

SINGLE CHANNEL HIGH SIDE DRIVER

STMicroelectronics 

VN920PEP-E

ELECTRICAL CHARACTERISTICS (continued)

Table 8. Current Sense (9V≤VCC≤16V) (See figure 5)

Symbol

Parameter

Test Conditions

K1

dK1/K1

IOUT/ISENSE

Current Sense Ratio Drift

IOUT=1A; VSENSE=0.5V;

Tj= -40°C...150°C

IOUT=1A; VSENSE=0.5V;

Tj= -40°C...+150°C

K2

IOUT/ISENSE

IOUT=10A; VSENSE=4V; Tj=-40°C

Tj=25°C...150°C

dK2/K2

K3

Current Sense Ratio Drift

IOUT/ISENSE

IOUT=10A; VSENSE=4V;

Tj=-40°C...+150°C

IOUT=30A; VSENSE=4V; Tj=-40°C

Tj=25°C...150°C

dK3/K3

Current Sense Ratio Drift IOUT=30A; VSENSE=4V;

Tj=-40°C...+150°C

ISENSEO

Analog Sense Leakage

Current

VCC=6...16V; IOUT=0A;VSENSE=0V;

Tj=-40°C...+150°C

VSENSE

VSENSEH

Max Analog Sense Output

Voltage

Sense Voltage in

Overtemperature

conditions

VCC=5.5V; IOUT=5A; RSENSE=10KΩ

VCC>8V; IOUT=10A; RSENSE=10KΩ

VCC=13V; RSENSE=3.9KΩ

RVSENSEH

Analog sense output

impedance in

overtemperature

condition

VCC=13V; Tj>TTSD; Output Open

tDSENSE

Current sense delay

response

to 90% ISENSE (see note 2)

Note: 2. Current sense signal delay after positive input slope

Min

3300

Typ

4400

Max Unit

6000

-10

+10

%

4200

4400

4900

4900

6000

5750

-8

+8

%

4200

4400

4900

4900

5500

5250

-6

+6

%

0

10

µA

2

V

4

V

5.5

V

400

Ω

500

µs

Table 9. Protections (See note 3)

Symbol

Parameter

Test Conditions

Min. Typ. Max. Unit

TTSD

TR

Thyst

Shut-down Temperature

Reset Temperature

Thermal Hysteresis

150

175

200

°C

135

°C

7

15

°C

Ilim

DC Short Circuit Current

VCC=13V

5V<VCC<36V

30

45

75

A

75

A

Vdemag

Turn-off Output Clamp

Voltage

IOUT=2A; VIN=0V; L=6mH

VCC-41 VCC-48 VCC-55 V

VON

Output Voltage Drop

Limitation

IOUT=1A; Tj=-40°C....+150°C

50

mV

Note: 3. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be

used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration

and number of activation cycles.

5/18

Share Link: