UPSD3253B-40 Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге

Компоненты Описание

производитель

UPSD3253B-40

Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM

STMicroelectronics 

Figure 84. Peripheral I/O WRITE Timing

ALE

µPSD325X DEVICES

A /D BUS

ADDRESS

DATA OUT

tWLQV (PA)

tWHQZ (PA)

WR

tDVQV (PA)

PORT A

DATA OUT

Table 133. Port A Peripheral Data Mode WRITE Timing (5V Devices)

Symbol

Parameter

Conditions

Min

tWLQV–PA

WR to Data Propagation Delay

tDVQV–PA

Data to Port A Data Propagation Delay

(Note 1)

tWHQZ–PA WR Invalid to Port A Tri-state

Note: 1. Data stable on Port 0 pins to data on Port A.

Table 134. Port A Peripheral Data Mode WRITE Timing (3V Devices)

Symbol

Parameter

Conditions

Min

tWLQV–PA

WR to Data Propagation Delay

tDVQV–PA

Data to Port A Data Propagation Delay

(Note 1)

tWHQZ–PA WR Invalid to Port A Tri-state

Note: 1. Data stable on Port 0 pins to data on Port A.

AI06611

Max

Unit

25

ns

22

ns

20

ns

Max

Unit

42

ns

38

ns

33

ns

165/176

Share Link: