UPD160061A Просмотр технического описания (PDF) - NEC => Renesas Technology

Номер в каталоге

Компоненты Описание

производитель

UPD160061A

384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALES)

NEC => Renesas Technology 

µPD160061A

8. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

When the STB is high level, all outputs became Hi-Z and the gray-scale voltage is output to the LCD in synchronization

with the falling edge of STB.

Therefore, high drive time of the output amplifier as below is determined by the CLK number of the required SRC pin

setting. Be sure to avoid using such as extremely changing the CLK frequency (ex. CLK stop).

STB

Inside bias current

High drive time

High drive time

High drive time

POL

Vx (odd output)

V0 - V4

V5 - V9

V5 - V9

Vx (even output)

V5 - V9

V0 - V4

V0 - V4

Hi-Z

Hi-Z

Hi-Z

9. SRC AND HIGH DRIVE TIME

The µPD160061A can control high drive time of the output amplifier by SRC pin logic (refer to below figure).

SRC = H or open (high drive time: standard mode): High drive time (PWhp) of the output amplifier is in 64 CLK

period from falling edge of the STB.

SRC = L (high drive time: long-term mode): High drive time (PWhp) of the output amplifier is in 128 CLK period

from falling edge of the STB.

STB

CLK

Inside bias current

PWhp

We recommend a thorough simulation of the output amplifier in advance when set the SRC pin.

Data Sheet S16041EJ2V0DS

11

Share Link: