TMC2072KHC Просмотр технического описания (PDF) - Fairchild Semiconductor
Номер в каталоге
Компоненты Описание
производитель
TMC2072KHC Datasheet PDF : 21 Pages
| |||
PRODUCT SPECIFICATION
↓ Stop signal
↓ Start signal
↓ Slave Address byte (R/W bit = HIGH)
↓ Data byte from base address
↓ Stop signal
Read from four consecutive control registers
↓ Start signal
↓ Slave Address byte (R/W bit = LOW)
↓ Base Address byte
↓ Stop signal
↓ Start signal
↓ Slave Address byte (R/W bit = HIGH)
↓ Data byte from base address
↓ Data byte from (base address + 1)
↓ Data byte from (base address + 2)
↓ Data byte from (base address + 3)
↓ Stop signal
TMC2072
Pin Assignments
80
81
51
50
100
1
31
30
Note:
1. NC = No internal connection between package
and IC. Fairchild Semiconductor recommends
leaving these pins open to simplify board
upgrades to potential future genlock chips.
Pin Name
1 SA0
2 SA1
3 SA2
4 SDA
5 SCL
6 VDD
7 RESET
8 DGND
9 NC
10 NC
11 NC
12 NC
13 NC
14 NC
15 NC
16 DGND
17 INT
18 VDD
19 NC
20 NC
21 CVBS0
22 CVBS1
23 CVBS2
24 CVBS3
25 CVBS4
Pin Name
26 VDD
27 DGND
28 CVBS5
29 CVBS6
30 CVBS7
31 BURL
32 GHSYNC
33 GVSYNC
34 VALID
35 FID0
36 FID1
37 NC
38 DGND
39 DGND
40 LDV
41 DGND
42 VDD
43 NC
44 VDD
45 PXCK
46 DGND
47 DGND
48 VDD
49 VDDA
50 AGND
Pin Name
51 VDDA
52 VDDA
53 NC
54 NC
55 AGND
56 NC
57 RB
58 VIN3
59 NC
60 VDDA
61 VIN2
62 NC
63 AGND
64 VDDA
65 VIN1
66 NC
67 AGND
68 RT
69 AGND
70 VREF
71 NC
72 AGND
73 VDDA
74 AGND
75 CBYP
Pin Name
76 NC
77 PFD IN
78 NC
79 NC
80 NC
81 AGND
82 DDS OUT
83 NC
84 NC
85 NC
86 PXCK SEL
87 VDDA
88 COMP
89 AGND
90 DGND
91 CLK IN
92 VDD
93 CLK OUT
94 EXT PXCK
95 DGND
96 DGND
97 DGND
98 VDD
99 NC
100 VDD
65-2072-05
Pin Definitions
Pin Name
Video Input
VIN1-3
Pin Number
65, 61, 58
Clocks
CLK IN
91
CLK OUT
93
PXCK
45
Pin Type
Function
1.23Vp-p Composite Video Input. Video inputs,1.235 Volts peak-to-peak,
sync tip to peak color
CMOS
CMOS
CMOS
20 MHz DDS clock input. 20 MHz CMOS clock input to DDS. This
pin may also be used along with CLK OUT for directly connecting
crystals.
Inverted clock output. Inverted DDS clock output. This pin may
also be used along with CLK IN for directly connecting a crystal.
2x Pixel clock output. 2x oversampled line-locked clock output.
REV. 1.0.4 6/19/01
5
Share Link: 