TDA9109N Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге

Компоненты Описание

производитель

TDA9109N

LOW-COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS

STMicroelectronics 

TDA9109/N

ABSOLUTE MAXIMUM RATINGS

Symbol

Parameter

Value

VCC Supply Voltage (Pin 29)

13.5

VDD Supply Voltage (Pin 32)

5.7

VIN Max Voltage on Pin 4

4.0

Pin 9

5.5

Pin 5

6.4

Pins 6, 7, 8, 14, 15, 16, 20, 22

8.0

Pin 10, 18, 23, 24, 25, 26, 28

VCC

Pins 1, 2, 3, 30, 31

VDD

VESD ESD susceptibility

Human Body Model,100pF Discharge through 1.5kΩ 2

EIAJ Norm,200pF Discharge through 0Ω

300

Tstg Storage Temperature

-40, +150

Tj

Junction Temperature

+150

Toper Operating Temperature

0, +70

Unit

V

V

V

V

V

V

V

V

kV

V

oC

oC

oC

THERMAL DATA

Symbol

Parameter

Rth (j-a) Junction-Ambient Thermal Resistance

Max.

Value

65

Unit

oC/W

SYNC PROCESSOR

Operating Conditions (VDD = 5V, Tamb = 25oC)

Symbol

HsVR

MinD

Mduty

VsVR

VSW

VSmD

VextM

IHLOCKOUT

Parameter

Voltage on H/HVIN Input

Minimum Horizontal Input Pulses Duration

Maximum Horizontal Input Signal Duty Cycle

Voltage on VSYNCIN

Minimum Vertical Sync Pulse Width

Maximum Vertical Sync Input Duty Cycle

Maximum Vertical Sync Width on TTL H/Vcomposite

Sink and Source Current

Test Conditions

Pin 1

Pin 1

Pin 1

Pin 2

Pin 2

Pin 2

Pin 1

Pin3

Electrical Characteristics (VDD = 5V, Tamb = 25oC)

Symbol

Parameter

Test Conditions

VINTH Horizontal and Vertical Input Logic Level Low Level

(Pins 1, 2)

High Level

RIN Horizontal and Vertical Pull-Up Resistor

Pins 1, 2

TfrOut

VHlock

VoutT

Fall and Rise Time, Output CMOS Buffer

Horizontal 1st PLL Lock Output Status (Pin 3)

Extracted Vsync Integration Time (% of TH)

on H/V Composite (see Note 1)

Pin 3, COUT = 20pF

Locked, ILOCKOUT = -250µA

Unlocked, ILOCKOUT = +250µA

C0 = 820pF

Note 1 : TH is the horizontal period.

I2C READ/WRITE (see Note 2)

Electrical Characteristics (VDD = 5V,Tamb = 25oC)

Symbol

Parameter

I2C PROCESSOR

Test Conditions

Fscl Maximum Clock Frequency

Tlow Low period of the SCL Clock

Thigh High period of the SCL Clock

Vinth SDA and SCL Input Threshold

VACK Acknowledge Output Voltage on SDA input with 3mA

Note 2 : See also I2C Table Control and I2C Sub Address Control.

Pin 30

Pin 30

Pin 30

Pins 30,31

Pin 31

6/32

Min.

0

0.7

0

5

Min.

2.2

4.4

26

Min.

1.3

0.6

Typ.

Typ.

200

0

5

35

Typ.

2.2

Max.

5

25

5

15

750

250

Max.

0.8

200

0.5

Max.

400

0.4

Unit

V

µs

%

V

µs

%

µs

µA

Unit

V

V

kΩ

ns

V

V

%

Unit

kHz

µs

µs

V

V

Share Link: