DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STA321MPL Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге
Компоненты Описание
производитель
STA321MPL
ST-Microelectronics
STMicroelectronics ST-Microelectronics
STA321MPL Datasheet PDF : 50 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Pin connections
STA321MP
Table 2. Pin description: TQFP-64 (STA321MPL) (continued)
Pin
number
Type
Name
Description
51 3.3-V capable TTL 4 mA output buffer
EAPD
Ext. amp power-down
55 3.3-V capable TTL 2 mA output buffer
BICKO
Output serial clock
56 3.3-V capable TTL 2 mA output buffer
LRCKO
Output left/right clock
57 3.3-V capable TTL 2 mA output buffer
58 3.3-V capable TTL 2 mA output buffer
SDO_12
SDO_34
Output serial data channels 1 & 2
Output serial data channels 3 & 4
62 3.3-V capable TTL 2 mA output buffer
SDO_56
Output serial data channels 5 & 6
63 3.3-V capable TTL 2 mA output buffer
SDO_78
Output serial data channels 7 & 8
64 5-V tolerant TTL Schmitt trigger input buffer
3,12,24,
28,35, 3.3-V digital supply voltage
44,52,59
PWDN
VDD3
Device power-down
3.3-V supply
2,4,13,
27,36, Digital ground
45,53,60
GND
Ground
14,17,26,
37, 46,
54,61,63
NC
Not connected
Table 3. Pin description: VFQFPN-56 (STA321MP)
Pin
number
Type
Name
1
5-V tolerant TTL input buffer
PDM_CLK
5
5-V tolerant TTL input buffer
PDMIN_6
6
5-V tolerant TTL input buffer
PDMIN_5
7
5-V tolerant TTL input buffer
PDMIN_4
8
5-V tolerant TTL input buffer
9
5-V tolerant TTL input buffer
PDMIN_3
PDMIN_2
10 5-V tolerant TTL input buffer
PDMIN_1
13 5-V tolerant TTL Schmitt trigger input buffer RESET
14 CMOS input buffer with pull-down
PLLB
Bidirectional buffer: 5-V tolerant TTL Schmitt
15 trigger input; 3.3-V capable 2 mA slew-rate SDA
controlled output
16 5-V tolerant TTL Schmitt trigger input buffer SCL
17 5-V tolerant TTL Schmitt trigger input buffer XTI
18 Analog pad
19 3.3-V analog supply voltage
FILTER_PLL
VDDA
Description
PDM I/F CLK
PDM input channel 6
PDM input channel 5
PDM input channel 4
PDM input channel 3
PDM input channel 2
PDM input channel 1
Global reset
Bypass phase-locked loop
Serial data (I2C)
Serial clock (I2C)
Crystal oscillator input (clock input)
PLL filter
PLL supply
10/50
Doc ID 022647 Rev 1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]