LA9220M Просмотр технического описания (PDF) - SANYO -> Panasonic

Номер в каталоге

Компоненты Описание

производитель

LA9220M

Analog Signal Processor Circuit (ASP) for CD Players

SANYO -> Panasonic 

LA9220M

· Sled servo

The response characteristics are set by SLEQ (pin 28). The amplifier positioned after SLEQ (pin 28) has a mute

function that is applied either when SLOF (pin 38) goes high or the SLED OFF command is issued. The sled is

moved by inputting current to SL– (pin 30) and SL+ (pin 31) ; specifically, the pins are connedted to the microproces-

sor output ports via resistors, and the movement gain is set by the resistance value of that resistor. It is important to

note that if there is a deviation in the resistance values for SL– (pin 30) and SL+ (pin 31), and offset will arise in the

SLD output.

· Spindle servo

This configures the servo circuit, which maintains the linear velocity of the disc at a constant speed, along with the

DSP. This circuit accepts signals from the DSP through CV– (pin 39) and CV+ (pin 40) and sets the equalizer charac-

teristics through SP (pin 23), SP– (pin 36), and SPD (pin 27), which are output to SPD (pin 27). The 12-cm mode

amplifier gain is set by the resistor connected between SPG (pin 25) and the reference voltage. In 8-cm mode, this

amplifier serves as an internal buffer, and SPG (pin 25) is ignored. Note that the gain setting is made for 8-cm mode

first, and then 12-cm mode. If SPG (pin 25) is left open, the gain is forcibly set for 8-cm mode, regardless of whether

8-cm or 12-cm mode is in effect.

· TES and HFL (traverse signals)

When moving the pickup from the outer track to the inner track, the EF output from the pickup must be connected so

that the phase relationship of TES and HFL is as shown in the diagram below. For the TESI input, the TES compara-

tor has negative polarity and hysteresis of approximately ±100mV. An external bandpass filter is needed in order to

extract only the required signal from the TE signal.

· DRF (luminous energy determination)

DRF goes high when the peak of the EFM signal (RFSM output) held by the PH1 (pin 60) capacitor exceeds ap-

proximately 2.1V. The PH1 (pin 60) capacitor affects the DRF detection time constant and the RFAGC response

bidirectional setting.

No.5188–8/20

Share Link: