SG2544N Просмотр технического описания (PDF) - Microsemi Corporation
Номер в каталоге
Компоненты Описание
производитель
SG2544N Datasheet PDF : 4 Pages
| |||
ELECTRICAL CHARACTERISTICS (continued)
Parameter
Comparator Section
Input Threshold (Note 5)
Input Hysteresis
Input Bias Current
Delay Saturation
Delay High Level
Delay Charging Current
Indicate Saturation
Indicate Leakage
Propagation Delay
SCR Trigger Section
Peak Output Current
Peak Output Voltage
Output Off Voltage
Remote Activate Current
Remote Activate Voltage
Reset Current
Reset Voltage
Output Current Rise Time
Prop. Delay from REM. ACT. Pin
Prop. Delay fom O.V. N.I. IN Pin
Current Limit Section
Input Voltage Range
Input Bias Current
Input Offset Voltage
CMRR
AVOL
Output Saturation
Output Leakage
Small Signal Bandwidth
Propagation Delay
Test Conditions
SG1544/2544
SG3544
Units
Min. Typ. Max. Min. Typ. Max.
TJ = 25°C
Sense input = 0V
VD = 0V
IL = 10mA
V = 40V
IND
VO.V. N.I. IN = 2.7V, VU.V. INV. IN = 2.3V, TJ = 25°C
CD = 0
C
D
=
1µF
2.45 2.50 2.55 2.40 2.50 2.60 V
2.40
2.60 2.35
2.65 V
25
25
mV
0.3 1.0
0.3 1.0 µA
0.2 0.5
0.2 0.5 V
68
68 V
200 250 300 200 250 300 µA
0.2 0.5
0.2 0.5 V
.01 1.0
0.1 1.0 µA
400
400
ns
10
10
ms
+VIN = 5V, RG = 0, VO = 0
+VIN = 15V, IO = 100mA
+VIN = 40V, RL = 1KΩ
REM. ACT. pin = Gnd
REM. ACT pin open
RESET pin = Gnd, REM. ACT. = Gnd
RESET pin open, REM. ACT. = Gnd
RL = 50Ω, TJ = 25°C, CD = 0
V
= 0.4V
REM. ACT.
VO.V. N.I. INPUT = 2.7V
100 200 400 100 200 400 mA
12 13
12 13
V
0 0.1
0 0.1 V
0.4 0.8
0.4 0.8 mA
26
26 V
0.4 0.8
0.4 0.8 mA
26
26 V
400
400
mA/µs
300
300
ns
500
500
ns
0
OFFSET/COMP pin open, VCM = 0V
OFFSET/COMP pin open, V = 0V
CM
10Ω
from
OFFSET/COMP
pin
to
Gnd,
T
J
=
25°C
80
0 ≤ VCM ≤ 12V, VIN = 15V
60
OFFSET/COMP pin open, VCM = 0V
72
I = 10mA
L
V = 40V
IND
AV = 0dB, TJ = 25°C
VOVERDRIVE = 100mV, TJ = 25°C
V -3V
IN
0
0.3 1.0
0 10
100 120 70
70
60
80
72
0.2 0.5
.01 1.0
5
200
VIN-3V V
0.3 1.0 µA
0 15 mV
100 130 mV
70
dB
80
dB
0.2 0.5 V
.01 1.0 µA
5
MHz
200
ns
Note 5. Input voltage rising on O.V. N.I. INPUT and falling on U.V. INV. INPUT.
APPLICATION INFORMATION
SG1544
FIGURE 1 - SURGE LIMIT CIRCUIT FOR LARGE DELAY CAPACITORS
The 100 ohm resistor limits the peak discharge current into the SG1544 while the external PNP transistor provides a high peak-current
discharge path for the delay capacitor.
Rev 1.1a
Copyright © 1994
3
11861 Western Avenue ∞ Garden Grove, CA 92841
(714) 898-8121 ∞ FAX: (714) 893-2570
Share Link: 