RTL8100C-LF Просмотр технического описания (PDF) - Realtek Semiconductor

Номер в каталоге

Компоненты Описание

производитель

RTL8100C-LF

SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT

Realtek Semiconductor 

RTL8100C & RTL8100CL

Datasheet

List of Tables

Table 1. Power Management/Isolation Interface .........................................................................................5

Table 2. PCI Interface ..................................................................................................................................6

Table 3. EPROM/EEPROM Interface/AUX ...............................................................................................8

Table 4. Power Pins .....................................................................................................................................8

Table 5. LED Interface ................................................................................................................................8

Table 6. Attachment Unit Interface..............................................................................................................9

Table 7. Test and Other Pins ........................................................................................................................9

Table 8. Register Descriptions...................................................................................................................10

Table 9. Receive Status Register in RX Packet Header.............................................................................12

Table 10. Transmit Status Register ..............................................................................................................13

Table 11. ERSR: Early RX Status Register .................................................................................................14

Table 12. Command Register.......................................................................................................................15

Table 13. Interrupt Mask Register ...............................................................................................................15

Table 14. Interrupt Status Register ..............................................................................................................16

Table 15. Transmit Configuration Register .................................................................................................17

Table 16. Receive Configuration Register...................................................................................................19

Table 17. 9346CR: 93C46 Command Register ...........................................................................................22

Table 18. CONFIG 0: Configuration Register 0..........................................................................................23

Table 19. CONFIG 1: Configuration Register 1..........................................................................................23

Table 20. Media Status Register ..................................................................................................................24

Table 21. CONFIG 3: Configuration Register3...........................................................................................25

Table 22. CONFIG 4: Configuration Register4...........................................................................................27

Table 23. Multiple Interrupt Select Register ...............................................................................................28

Table 24. PCI Revision ID...........................................................................................................................28

Table 25. Transmit Status of All Descriptors (TSAD) Register ..................................................................28

Table 26. Basic Mode Control Register.......................................................................................................29

Table 27. Basic Mode Status Register .........................................................................................................29

Table 28. Auto-Negotiation Advertisement Register...................................................................................30

Table 29. Auto-Negotiation Link Partner Ability Register..........................................................................31

Table 30. Auto-Negotiation Expansion Register .........................................................................................32

Table 31. Disconnect Counter......................................................................................................................32

Table 32. False Carrier Sense Counter ........................................................................................................32

Table 33. NWay Test Register......................................................................................................................33

Single-Chip Fast Ethernet Controller

ii

Track ID: JATR-1076-21 Rev. 1.06

Share Link: