CY7C185-15VI(2001) Просмотр технического описания (PDF) - Cypress Semiconductor
Номер в каталоге
Компоненты Описание
производитель
CY7C185-15VI Datasheet PDF : 11 Pages
| |||
CY7C185
Switching Characteristics Over the Operating Range[5]
7C185–15
7C185–20
7C185–25
7C185–35
Parameter
Description
Min. Max. Min. Max. Min. Max. Min. Max. Unit
READ CYCLE
tRC
tAA
tOHA
Read Cycle Time
Address to Data Valid
Data Hold from
Address Change
15
20
25
35
ns
15
20
25
35
ns
3
5
5
5
ns
tACE1
CE1 LOW to Data Valid
tACE2
CE2 HIGH to Data Valid
tDOE
OE LOW to Data Valid
tLZOE
tHZOE
tLZCE1
OE LOW to Low Z
OE HIGH to High Z[6]
CE1 LOW to Low Z[7]
tLZCE2
tHZCE
CE2 HIGH to Low Z
CE1 HIGH to High Z[6, 7]
CE2 LOW to High Z
tPU
CE1 LOW to Power-Up
CE2 to HIGH to Power-Up
tPD
CE1 HIGH to Power-Down
CE2 LOW to Power-Down
WRITE CYCLE[8]
15
20
25
35
ns
15
20
25
35
ns
8
9
12
15
ns
3
3
3
3
ns
7
8
10
10
ns
3
5
5
5
ns
3
3
3
3
ns
7
8
10
10
ns
0
0
0
0
ns
15
20
20
20
ns
tWC
tSCE1
tSCE2
tAW
Write Cycle Time
CE1 LOW to Write End
CE2 HIGH to Write End
Address Set-Up to
Write End
15
20
25
35
ns
12
15
20
20
ns
12
15
20
20
ns
12
15
20
25
ns
tHA
Address Hold from
Write End
0
0
0
0
ns
tSA
Address Set-Up to
Write Start
0
0
0
0
ns
tPWE
WE Pulse Width
12
15
15
20
ns
tSD
Data Set-Up to Write End
8
10
10
12
ns
tHD
tHZWE
Data Hold from Write End
WE LOW to High Z[6]
0
0
0
0
ns
7
7
7
8
ns
tLZWE
WE HIGH to Low Z
3
5
5
5
ns
Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOL/IOH and 30-pF load capacitance.
6. tHZOE, tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
7. At any given temperature and voltage condition, tHZCE is less than tLZCE1 and tLZCE2 for any given device.
8. The internal write time of the memory is defined by the overlap of CE1 LOW, CE2 HIGH, and WE LOW. All 3 signals must be active to initiate a write and either
signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
Document #: 38-05043 Rev. **
Page 4 of 11
Share Link: 