PI90LV047A(2008) Просмотр технического описания (PDF) - Pericom Semiconductor
Номер в каталоге
Компоненты Описание
производитель
PI90LV047A Datasheet PDF : 7 Pages
| |||
PI90LV047A 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
3V LVDS Quad Flow-Through
Differential Line Driver
Features
• >500 Mbps (250 MHz) switching rates
• Flow-through pinout simplifies PCB layout
• Low Voltage Differential Signaling with output voltages
of ±350mV into:
– 100-ohm load (PI90LV047)
• 300ps typical differential skew
• 400psmaximumdifferentialskew
• 1.7ns maximum propagation delay
• 3.3V power supply design
• ±350mVdifferentialsignaling
• Bus-Pin ESD protection >10kV
• Interoperable with existing 5V LVDS receivers
• High impedance on LVDS outputs on power down
• Conforms to TIA/EIA-644 LVDS Standard
• Industrial operating temperature range (–40°C to +85°C)
• Packages (Pb-free & Green Available):
– 16-pin SOIC (W)
– 16-pin TSSOP (L)
Description
The PI90LV047A is a quad flow-through differential line driver
designed for applications requiring ultra-low power dissipation and
high data rates. This device is designed to support data rates in
excess of 400 Mbps (200 MHz) using Low Voltage Differential
Signaling (LVDS) technology.
The PI90LV047A accept low-voltage TTL/CMOS input levels and
translates them to low-voltage (350 mV) differential output signals.
In addition, the driver supports a 3-state function that may be used
to disable the output stage, disabling the load current, and thus
dropping the device to an ultra low idle power state of 13mW typical.
This device has a flow-through pinout for easy PCB layout.
The EN and EN inputs are banded together and control the 3-state
outputs.
The intended application of this device and signaling technique is
for point-to-point baseband (PI90LV047A) data transmission over
controlled impedance media.
Block Diagram
Pin Configuration
DIN1
D1
DIN2
D2
DIN3
D3
DIN4
D4
EN
EN
DOUT1+
DOUT1–
DOUT2+
DOUT2–
DOUT3+
DOUT3–
DOUT4+
DOUT4–
EN
1
DIN1
2
DIN2
3
VCC
4
GND 5
DIN3
6
DIN4
7
EN
8
16
DOUT1–
15
DOUT1+
14
DOUT2+
13
DOUT2–
12
DOUT3–
11
DOUT3+
10
DOUT4+
9
DOUT4–
Truth Table
Enables
Input Outputs
EN
EN
DIN DOUT+ DOUT–
L
L
H
H
L or Open
H
H
L
All other combinations of ENABLE inputs X
Z
Z
08-0295
1
PS8611C
11/11/08
Share Link: 