PCA8538(2014) Просмотр технического описания (PDF) - NXP Semiconductors.
Номер в каталоге
Компоненты Описание
производитель
PCA8538 Datasheet PDF : 107 Pages
| |||
NXP Semiconductors
PCA8538
Automotive 102 x 9 Chip-On-Glass LCD segment driver
Table 4. Pin description …continued
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol
Pin
Type
Description
Oscillator, synchronization, addressing, and reset pins
CLK[2]
93 to 95
input/output internal oscillator output, external oscillator input
OSC[2]
68, 69
input
clock (internal/external) selector
SYNC1[3]
SYNC0[3]
96 to 98
99 to 101
input/output charge pump synchronization for cascaded devices; must not be
connected if VLCD is externally supplied
input/output display synchronization for cascaded devices
RST
102, 103
input
active LOW reset input
A0
62, 63
A1
64, 65
Bus-related pins
input
hardware device address selection for cascading;
• connect to VSS1 for logic 0
• connect to VDD1 for logic 1
SPI-bus
I2C-bus
IFS
66, 67
SA0
70, 71
SA1
72, 73
CE
91, 92
SDI/SDAIN 104 to 106
input
input
input
input
input
interface selector input
• connect to VSS1
unused;
• connect to VSS1
chip enable input (active LOW)
SPI-bus data input
• connect to VDD1
slave address selector;
• connect to VSS1 for logic 0
• connect to VDD1 for logic 1
unused;
• connect to VDD1
I2C-bus serial data input
SDAOUT
SDO
107 to 111
112, 113
output
output
unused;
• must be connected to VSS1
SPI serial data output
serial data output
unused;
• must be left open
SCL
114 to 116
input
serial clock input
serial clock input
[1] The substrate (rear side of the die) is connected to VSS1 and should be electrically isolated.
[2] If pin OSC is tied to VSS1, CLK is the output pin of the internal oscillator. If pin OSC is tied to VDD1, CLK is the input pin for the external
oscillator.
[3] If cascading is not used, pin must be left floating; for cascading see Section 15.2 on page 85.
PCA8538
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 26 September 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
7 of 107
Share Link: 