DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LT1394IS8 Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге
Компоненты Описание
производитель
LT1394IS8 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LT1394
ELECTRICAL CHARACTERISTICS
The q denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25°C.
V+ = 5V, V= – 5V, VOUT(Q) = 1.4V, VLATCH = VCM = 0V unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN TYP MAX
UNITS
VOL
Output Voltage Swing Low
I+
Positive Supply Current
I
Negative Supply Current
IOUT = – 4mA
IOUT = – 10mA
q
0.3
0.5
V
0.4
V
6
8.5
mA
q
10.0
mA
1.2
2.2
mA
q
2.5
mA
VIH
LATCH Pin High Input Voltage
VIL
LATCH Pin Low Input Voltage
IIL
LATCH Pin Current
t PD
Propagation Delay (Note 7)
VLATCH = 0V
VIN = 100mV, VOD = 5mV
q
2
V
q
0.8
V
q
–4
– 10
µA
7
9
ns
q
14
ns
t PD
t LPD
t SU
tH
t PW(D)
Differential Propagation Delay (Note 7)
Latch Propagation Delay (Note 8)
Latch Setup Time (Note 8)
Latch Hold Time (Note 8)
Minimum Disable Pulse Width
VIN = 100mV, VOD = 5mV
0.5
2.2
ns
6
ns
– 0.4
ns
2
ns
3
ns
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: This parameter is guaranteed to meet specified perforamnce
through design and characterization. It has not been tested.
Note 3: The LT1394CMS8 and LT1394CS8 are guaranteed to meet
specified performance from 0°C to 70°C and are designed, characterized
and expected to meet these extended temperature limits, but are not tested
at – 40°C and 85°C. The LT1394IS8 is guaranteed to meet the extended
temperature limits.
Note 4: Input offset voltage (VOS) is defined as the average of the two
voltages measured by forcing first one output, then the other to 1.4V.
Note 5: Input bias current (IB) is defined as the average of the two input
currents.
Note 6: Input voltage range is guaranteed in part by CMRR testing and in
part by design and characterization.
Note 7: tPD and tPD cannot be measured in automatic handling
equipment with low values of overdrive. The LT1394 is 100% tested with a
100mV step and 20mV overdrive. Correlation tests have shown that tPD
and tPD limits can be guaranteed with this test, if additional DC tests are
performed to guarantee that all internal bias conditions are correct.
Propagation delay (tPD) is measured with the overdrive added to the actual
VOS. Differential propagation delay is defined as:
tPD = tPDLH – tPDHL
Note 8: Latch propagation delay (tLPD) is the delay time for the output to
respond when the LATCH pin is deasserted. Latch setup time (tSU) is the
interval in which the input signal must remain stable prior to asserting the
latch signal. Latch hold time (tH) is the interval after the latch is asserted in
which the input signal must remain stable.
3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]