HI5728EVAL1 Просмотр технического описания (PDF) - Intersil

Номер в каталоге

Компоненты Описание

производитель

HI5728EVAL1

10-Bit, 125/60MSPS, Dual High Speed CMOS D/A Converter

Intersil 

HI5728

Pin Descriptions

PIN NO.

PIN NAME

PIN DESCRIPTION

39, 38, 37, 36, QD9 (MSB) Through Digital Data Bit 9, the Most Significant Bit through Digital Data Bit 0, the Least Significant Bit, of the Q

35, 34, 33, 32,

QD0 (LSB)

channel.

31, 30

1, 2, 3, 4, 5, 6, 7, ID9 (MSB) Through Digital Data Bit 9, the Most Significant Bit through Digital Data Bit 0, the Least Significant Bit, of the I

46, 47, 48

ID0 (LSB)

channel.

8

SLEEP

Control Pin for Power-Down mode. Sleep Mode is active high; Connect to ground for Normal Mode. Sleep

pin has internal 20µA active pull-down current.

15

REFLO

Connect to analog ground to enable internal 1.2V reference or connect to AVDD to disable.

23

REFIO

Reference voltage input if internal reference is disabled and reference voltage output if internal reference is

enabled. Use 0.1µF cap to ground when internal reference is enabled.

22

14, 24

FSADJ

Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full Scale Output

Current Per Channel = 32 x IFSADJ.

ICOMP1, QCOMP1 Reduces noise. Connect each to AVDD with 0.1µF capacitor near each pin. The ICOMP1 and QCOMP1

pins MUST be tied together externally.

13, 18, 19, 25

AGND

Analog Ground Connections.

17

IOUTB

The complimentary current output of the I channel. Bits set to all 0s gives full scale current.

16

IOUTA

Current output of the I channel. Bits set to all 1s gives full scale current.

20

21

11, 27

12, 26

10, 28, 41, 44

9, 29, 40, 45

43

42

QOUTB

QOUTA

NC

AVDD

DGND

DVDD

ICLK

QCLK

The complimentary current output of the Q channel. Bits set to all 0s gives full scale current.

Current output of the Q channel. Bits set to all 1s gives full scale current.

No Connect. Recommended: connect to ground.

Analog Supply (+2.7V to +5.5V).

Digital Ground.

Supply voltage for digital circuitry (+2.7V to +5.5V).

Clock input for I channel. Positive edge of clock latches data.

Clock input for Q channel. Positive edge of clock latches data.

5

FN4321.5

January 22, 2010

Share Link: