NB6L14S Просмотр технического описания (PDF) - ON Semiconductor
Номер в каталоге
Компоненты Описание
производитель
NB6L14S Datasheet PDF : 11 Pages
| |||
NB6L14S
Table 6. AC CHARACTERISTICS VCC = 2.375 V to 2.625 V, GND = 0 V; (Note 12)
−40°C to +85°C
Symbol
Characteristic
finMax Maximum Input Clock Frequency
VOUTPP Output Voltage Amplitude (@ VINPPmin)
(Figure 4)
fDATA
tPLH,
tPHL
ts
th
tSKEW
Maximum Operating Data Rate
Differential Input to Differential Output, IN to Q
Propagation Delay @ 100 MHz
Setup Time
Hold Time
Within Device Skew (Note 17)
Device−to−Device Skew (Note 16)
fin ≤ 1.0 GHz
fin= 1.5 GHz
fin= 2.0 GHz
EN to IN/IN
Min
Typ
Max
Unit
2.0
GHz
220
350
mV
200
300
170
270
2.5
Gb/s
300
450
600
ps
300
20
500
20
5
20
ps
30
200
tJITTER
VINPP
RMS Random Clock Jitter (Note 14)
Deterministic Jitter (Note 15)
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 13)
fin = 2.0 GHz
fDATA v 2.488 Gb/s
0.5
0.8
ps
5.0
20
100
VCC−GND mV
tr
Output Rise/Fall Times @ 250 MHz
tf
(20% − 80%)
Q, Q
70
150
225
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
12. Measured by forcing VINPPmin with 50% duty cycle clock source and VCC − 1400 mV offset. All loading with an external RL = 100 W. Input
edge rates 150 ps (20%−80%). See Figure 20.
13. Input voltage swing is a single−ended measurement operating in differential mode.
14. RMS jitter with 50% Duty Cycle clock signal at 750 MHz.
15. Deterministic jitter with input NRZ data at PRBS 223−1 and K28.5.
16. Skew is measured between outputs under identical transition @ 250 MHz.
17. The worst case condition between Q0/Q0 and Q1/Q1 from either D0/D0 or D1/D1, when both outputs have the same transition.
400
350
300
250
200
150
100
50
0
0
0.5
1
1.5
2
2.5
3
INPUT CLOCK FREQUENCY (GHz)
Figure 4. Output Voltage Amplitude (VOUTPP) versus
Input Clock Frequency (fin) and Temperature (@ VCC = 2.5 V)
http://onsemi.com
5
Share Link: 