NB6L14S Просмотр технического описания (PDF) - ON Semiconductor
Номер в каталоге
Компоненты Описание
производитель
NB6L14S Datasheet PDF : 11 Pages
| |||
NB6L14S
Table 5. DC CHARACTERISTICS VCC = 2.375 V to 2.625 V, GND = 0 V, TA = −40°C to +85°C
Symbol
Characteristic
Min
Typ
Max
Unit
ICC
Power Supply Current (Note 9)
DIFFERENTIAL INPUTS DRIVEN SINGLE−ENDED (Figures 17, 18, 22, and 24)
65
100
mA
Vth
Input Threshold Reference Voltage Range (Note 8)
GND +100
VCC − 100 mV
VIH
Single−ended Input HIGH Voltage
Vth + 100
VCC
mV
VIL
Single−ended Input LOW Voltage
GND
Vth − 100 mV
VREFAC Reference Output Voltage (Note 11)
VCC − 1.600 VCC − 1.425 VCC − 1.300 V
DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 10, 12, NO TAG, NO TAG, 23, and 25)
VIHD
Differential Input HIGH Voltage
VILD
Differential Input LOW Voltage
VCMR
Input Common Mode Range (Differential Configuration)
VID
Differential Input Voltage (VIHD − VILD)
RTIN
Internal Input Termination Resistor
LVDS OUTPUTS (Note 5)
100
GND
GND + 50
100
40
VCC
mV
VIHD − 100 mV
VCC − 50 mV
VCC
mV
50
60
W
VOD
DVOD
Differential Output Voltage
Change in Magnitude of VOD for Complementary Output States
(Note 10)
250
450
mV
0
1
25
mV
VOS
DVOS
Offset Voltage (Figure 21)
Change in Magnitude of VOS for Complementary Output States
(Note 10)
1125
1375
mV
0
1
25
mV
VOH
Output HIGH Voltage (Note 6)
VOL
Output LOW Voltage (Note 7)
LVTTL/LVCMOS INPUT, EN
1425
1600
mV
900
1075
mV
VIH
Input HIGH Voltage
2.0
VCC
V
VIL
Input LOW Voltage
GND
0.8
V
IIH
Input HIGH Current
−150
150
mA
IIL
Input LOW Current
−150
150
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
5. LVDS outputs require 100 W receiver termination resistor between differential pair. See Figure 20.
6. VOHmax = VOSmax + ½ VODmax.
7. VOLmax = VOSmin − ½ VODmax.
8. Vth is applied to the complementary input when operating in single−ended mode.
9. Input termination pins open at the DC level within VCMR and output pins loaded with RL = 100 W across differential.
10. Parameter guaranteed by design verification not tested in production.
11. VREFAC used to rebias capacitor−coupled inputs only (see Figures 17 and 18).
http://onsemi.com
4
Share Link: 