DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HI3197 Просмотр технического описания (PDF) - Intersil

Номер в каталоге
Компоненты Описание
производитель
HI3197 Datasheet PDF : 25 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HI3197
Electrical Specifications VSUPPLY = ±5V, AV = +1, RL = 100(Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
Supply Current (PS Mode)
ICC Power Saving Mode
-
NOTE: The current consumption in power
DICC1 Power Saving Mode
-
saving mode does not include the voltage
reference (VREF) current. When using the in-
DICC2
Power Saving Mode
-
ternal reference the additional current IREF = AICC2 Power Saving Mode
-
VREF / RREF should be added to the table
values for an accurate estimate of total
AICC0 Power Saving Mode
-
standby current.
TYP
0.432
0.38
0.001
0.05
0.001
MAX
4
1.5
0.2
0.3
2
UNITS
mA
mA
mA
mA
mA
AC Specifications MUX.1A and MUX.1B Modes
CLK SIGNAL LEVEL
PECL
RESET SIGNAL LEVEL
PECL
PARAMETER
SYMBOL CONDITIONS MIN
MUX.1A MODE
Maximum Conversion Rate
fC
125
Clock High Pulse Width
tPW1
3.5
Clock Low Pulse Width
tPW0
3.5
Reset Signal Setup Time
tS-RST
0
Reset Signal Hold Time
tH-RST
1.0
DIV2OUT Output Delay
tD-DIV
CL = 10pF
5.5
DIV2OUT to DIV2IN Maximum 2T-tm
-
Delay Time
Data Input Setup Time
tS
1.0
Data Input Hold Time
tH
5.0
Analog Output Pipeline Delay tPD (A)
-
tPD (B)
-
Analog Output Delay
tDO
5.0
MUX.1B MODE
TYP MAX
-
-
-
-
-
-
-
-
-
-
6.5
8
- 2T - 7
-
-
-
-
4
-
5
-
5.5 6.0
Maximum Conversion Rate
Clock High Pulse Width
Clock Low Pulse Width
Reset Signal Setup Time
Reset Signal Hold Time
Data Input Setup Time
Data Input Hold Time
Analog Output Pipeline Delay
Analog Output Delay
fC
tPW1
tPW0
tS-RST
tH-RST
tS
tH
tPD (A)
tPD (B)
tDO
125
-
-
3.5
-
-
3.5
-
-
0
-
-
1.0
-
-
1.0
-
-
4.0
-
-
-
2
-
-
3
-
5.0 5.5 6.0
AC Specifications MUX.2, SEL.A, and SEL.B Modes
CLK SIGNAL LEVEL
RESET SIGNAL LEVEL
PARAMETER
SYMBOL CONDITIONS
MUX.2 MODE
Maximum Conversion Rate
Clock High Pulse Width
Clock Low Pulse Width
DIV2IN Signal Setup Time
fC
tPW1
tPW0
tS-DIV
TTL
TTL
MIN TYP MAX
100
-
-
4.5
-
-
3.0
-
-
1.0
-
-
3.0
-
-
8.0 9.5 12.0
-
- 2T - 7
1.0
-
-
5.0
-
-
-
4
-
-
5
-
6.5 7.5 8.5
100
-
-
4.5
-
-
3.0
-
-
1.0
-
-
3.0
-
-
1.0
-
-
6.0
-
-
-
2
-
-
3
-
6.5 7.5 8.5
PECL
(NOTE 2)
MIN TYP MAX
125
-
-
3.5
-
-
3.5
-
-
4.5
-
-
PECL
TTL
MIN TYP MAX UNITS
125
-
- MSPS
3.5
-
-
ns
3.5
-
-
ns
4.0
-
-
ns
0
-
-
ns
5.5 6.5
8
ns
-
- 2T - 7 ns
1.0
-
-
ns
5.0
-
-
ns
-
4
-
CLK
-
5
-
CLK
5.0 5.5 6.0
ns
125
-
- MSPS
3.5
-
-
ns
3.5
-
-
ns
4.0
-
-
ns
0
-
-
ns
1.0
-
-
ns
4.0
-
-
ns
-
2
-
CLK
-
3
-
CLK
5.0 5.5 6.0
ns
TTL
(NOTE 2)
MIN TYP MAX
UNITS
100
-
4.5
-
3.0
-
2.0
-
- MSPS
-
ns
-
ns
-
ns
9

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]