DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCM69P618CTQ4 Просмотр технического описания (PDF) - Motorola => Freescale

Номер в каталоге
Компоненты Описание
производитель
MCM69P618CTQ4 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VDD = 3.3 V + 10%, – 5%, TA = 0 to 70°C, Unless Otherwise Noted)
Input Timing Measurement Reference Level . . . . . . . . . . . . . . . 1.5 V
Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 3.0 V
Input Rise/Fall Time . . . . . . . . . . . . . . . . . . . . . . 1 V/ns (20% to 80%)
Output Timing Reference Level . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Output Load . . . . . . . . . . . . . . See Figure 1 Unless Otherwise Noted
READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)
69P618C–4 69P618C–4.5 69P618C–5 69P618C–6 69P618C–7
Parameter
Symbol Min Max Min Max Min Max Min Max Min Max Unit Notes
Cycle Time
tKHKH
7.5 —
8
— 10 — 12 — 13.3 — ns
Clock High Pulse Width
tKHKL
3
3
3
4
— 4.5 — ns
Clock Low Pulse Width
tKLKH
3
3
3
4
— 4.5 — ns
Clock Access Time
tKHQV
4
— 4.5 —
5
6
7
ns
Output Enable to Output Valid tGLQV
4
— 4.5 —
5
5
6
ns
Clock High to Output Active
tKHQX1 1.5 — 1.5 —
0
0
0
— ns
4
Clock High to Output Change tKHQX2 1.5 — 1.5 —
2
2
2
— ns
4
Output Enable to Output
Active
tGLQX
0
0
0
0
0
— ns
4
Output Disable to Q High–Z
tGHQZ
4
— 4.5 —
5
5
5
ns 4, 5
Clock High to Q High–Z
tKHQZ
2
4
2
4.5
2
5
2
5
2
5
ns
4, 5
Setup Times:
Address tADKH
2
— 2.5 — 2.5 — 2.5 — 2.5 — ns
ADSP, ADSC, ADV tADSKH
Data In tDVKH
Write tWVKH
Chip Enable tEVKH
Hold Times:
Address tKHAX
0.5 —
0.5
— 0.5 — 0.5 — 0.5 —
ns
ADSP, ADSC, ADV tKHADSX
Data In tKHDX
Write tKHWX
Chip Enable tKHEX
NOTES:
1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high and SE3 low whenever ADSP
or ADSC is asserted.
2. All read and write cycle timings are referenced from K or G.
3. G is a don’t care after write cycle begins. To prevent bus contention, G should be negated prior to start of write cycle.
4. This parameter is sampled and not 100% tested.
5. Measured at ± 200 mV from steady state.
OUTPUT
Z0 = 50
RL = 50
VT = 1.5 V
Figure 1. AC Test Load
MCM69P618C
8
MOTOROLA FAST SRAM

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]