DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT9076BB1 Просмотр технического описания (PDF) - Zarlink Semiconductor Inc

Номер в каталоге
Компоненты Описание
производитель
MT9076BB1
ZARLINK
Zarlink Semiconductor Inc ZARLINK
MT9076BB1 Datasheet PDF : 172 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MT9076B
Data Sheet
T1/J1 Mode
• Transmit Pre-equalization and Line Build Out
options:
0-133 feet
133-266 feet
266-399 feet
399-533 feet
533-655 feet
-7.5 dB
-15 dB
-22.5 dB
E1 Mode
Digital Framer Mode
• The LIU can be disabled and bypassed to allow the MT9076 to be used as a digital framer
• Single phase NRZ or two phase NRZ modes are software selectable
• Line coding is software selectable
Phase Lock Loop
• Locks to a 4.096 MHz input clock, or to the 1.544 MHz / 2.048 MHz extracted clock
• IMA mode locks to 1,544 MHz or 2,048 MHz external clock
• Attenuates jitter from less than 2.5 Hz with a roll off of 20 dB/decade
• Attenuates jitter in the transmit or receive direction
• Intrinsic jitter less than 0.02 UI
• Meets the jitter characteristics as specified in AT&T TR62411
• Meets the jitter characteristics as specified in ETS 300 011
• Can be operated in Free-run, Line Synchronous or System Bus Synchronous modes
Access and Control
• MT9076 registers can be accessed via an 8-bit non-multiplexed parallel microprocessor port
• The parallel port can be configured for Motorola or Intel style control signals
Backplane Interfaces
• 2.048 Mbit/s or 8.192 Mbit/s ST-BUS
• IMA mode, 1.544 Mbit/s (T1) or 2.048 Mbit/s (E1) serial bus with asynchronous transmit and receive timing
for Inverse MUX for ATM (IMA) applications. Slip buffers are bypassed and signaling is disabled.
• CSTo/CSTi pins can be used to access the receive/transmit signaling data
• RxDL pin can be used to access the entire B8ZS/HDB3 decoded receive stream including framing bits
• TxDL pin can be used to transmit data on the FDL (T1) or the Sa bits (E1)
T1/J1 Mode
• PCM-24 channels 1-24 are mapped to ST-
BUS channels 0-23 respectively
• The framing-bit is mapped to ST-BUS
channel 31
E1 Mode
• PCM-30 timeslots 0-31 are mapped to ST-
BUS channels 0-31 respectively
11
Zarlink Semiconductor Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]