MSC23CV432D-60BS8 Просмотр технического описания (PDF) - Oki Electric Industry
Номер в каталоге
Компоненты Описание
производитель
MSC23CV432D-60BS8
Oki Electric Industry
MSC23CV432D-60BS8 Datasheet PDF : 9 Pages
| |||
Semiconductor
MSC23CV432D
Notes: 1. A start-up delay of 200µs is required after power-up, followed by a minimum of eight initialization cycles
(/RAS only refresh or /CAS before /RAS refresh) before proper device operation is achieved.
2. The AC characteristics assumes tT = 5ns.
3. VIH(Min.) and VIL(Max.) are reference levels for measuring input timing signals. Transition time (tT) are
measured between VIH and VIL.
4. This parameter is measured with a load circuit equivalent to 1TTL loads and 100pF.
The output timing reference levels are VOH = 2.0V and VOL = 0.8V.
5. Operation within the tRCD(Max.) limit ensures that tRAC(Max.) can be met.
tRCD(Max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(Max.) limit, then
the access time is controlled by tCAC.
6. Operation within the tRAD(Max.) limit ensures that tRAC(Max.) can be met.
tRAD(Max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(Max.) limit, then
the access time is controlled by tAA.
7. tOFF(Max.) define the time at which the output achieves the open circuit condition and are not referenced
to output voltage levels.
8. tRCH or tRRH must be satisfied for a read cycle.
9. The test mode is initiated by performing a /WE and /CAS before /RAS refresh cycle. This mode is
latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet
is a 4-bit parallel test function. In a test mode CA0 and CA1 is not used. In a read cycle, if all internal bits
are equal, the DQ pin will indicate a high level. If any internal bits are not equal, the DQ pin will indicate
a low level. The test mode is cleared and the memory device returned to its normal operating state by
performing a /RAS only refresh cycle or a /CAS before /RAS refresh cycle.
10. In a test mode read cycle, the value of access time parameters is delayed for 5ns for the specified value.
These parameters should be specified in test mode cycle by adding the above value to the specified
value in this data sheet.
Share Link: