DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NLV14053BDG Просмотр технического описания (PDF) - ON Semiconductor

Номер в каталоге
Компоненты Описание
производитель
NLV14053BDG
ON-Semiconductor
ON Semiconductor ON-Semiconductor
NLV14053BDG Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MC14051B, MC14052B, MC14053B
APPLICATIONS INFORMATION
Figure A illustrates use of the on−chip level converter
detailed in Figures 2, 3, and 4. The 0−to−5 V Digital Control
signal is used to directly control a 9 Vp−p analog signal.
The digital control logic levels are determined by VDD
and VSS. The VDD voltage is the logic high voltage; the VSS
voltage is logic low. For the example, VDD = + 5 V = logic
high at the control inputs; VSS = GND = 0 V = logic low.
The maximum analog signal level is determined by VDD
and VEE. The VDD voltage determines the maximum
recommended peak above VSS. The VEE voltage
determines the maximum swing below VSS. For the
example, VDD − VSS = 5 V maximum swing above VSS;
VSS − VEE = 5 V maximum swing below VSS. The example
shows a ± 4.5 V signal which allows a 1/2 volt margin at each
peak. If voltage transients above VDD and/or below VEE are
anticipated on the analog channels, external diodes (Dx) are
recommended as shown in Figure B. These diodes should be
small signal types able to absorb the maximum anticipated
current surges during clipping.
The absolute maximum potential difference between
VDD and VEE is 18.0 V. Most parameters are specified up to
15 V which is the recommended maximum difference
between VDD and VEE.
Balanced supplies are not required. However, VSS must
be greater than or equal to VEE. For example, VDD = + 10
V, VSS = + 5 V, and VEE – 3 V is acceptable. See the Table
below.
+5 V
−5 V
VDD
VSS
VEE
+5 V
EXTERNAL
CMOS
DIGITAL
CIRCUITRY
9 Vp−p
ANALOG SIGNAL
0−TO−5 V DIGITAL
CONTROL SIGNALS
SWITCH
I/O
COMMON
MC14051B O/I
MC14052B
MC14053B
INHIBIT,
A, B, C
9 Vp−p
ANALOG SIGNAL
+ 4.5 V
GND
4.5 V
Figure A. Application Example
VDD
DX
ANALOG
I/O
DX
COMMON
O/I
VDD
DX
DX
VEE
VEE
Figure B. External Germanium or Schottky Clipping Diodes
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ POSSIBLE SUPPLY CONNECTIONS
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ VDD
In Volts
VSS
In Volts
VEE
In Volts
Control Inputs
Logic High/Logic Low
In Volts
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ + 8
0
–8
+ 8/0
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ + 5
0
– 12
+ 5/0
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ + 5
0
0
+ 5/0
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ + 5
0
–5
+ 5/0
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ + 10
+5
–5
+ 10/ + 5
Maximum Analog Signal Range
In Volts
+ 8 to – 8 = 16 Vp–p
+ 5 to – 12 = 17 Vp–p
+ 5 to 0 = 5 Vp–p
+ 5 to – 5 = 10 Vp–p
+ 10 to – 5 = 15 Vp–p
http://onsemi.com
8

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]