DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

P4C174-12JC Просмотр технического описания (PDF) - Performance Semiconductor

Номер в каталоге
Компоненты Описание
производитель
P4C174-12JC
Performance-Semiconductor
Performance Semiconductor Performance-Semiconductor
P4C174-12JC Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
P4C174
P4C174
HIGH SPEED 8K x 8
CACHE TAG STATIC RAM
FEATURES
High Speed Address-To-Match - 8 ns Maximum
Access Time
High-Speed Read-Access Time
– 8/10/12/15/20/25 ns (Commercial)
Open Drain MATCH Output
Reset Function
8-Bit Tag Comparison Logic
Automatic Powerdown During Long Cycles
Data Retention at 2V for Battery Backup Operation
Advanced CMOS Technology
Low Power Operation
— Active: 750 mW Typical at 25 ns
— Standby: 500 µW Typical
Package Styles Available
— 28 Pin 300 mil Plastic DIP
— 28 Pin 300 mil Plastic SOJ
Single Power Supply
— 5V±10%
DESCRIPTION
The P4C174 is a 65,536 bit high speed cache tag static
RAM organized as 8K x 8. The CMOS memory has equal
access and cycle times. Inputs are fully TTL-compatible.
The cache tag RAMs operate from a single 5V±10%
power supply. An 8-bit data comparator with a MATCH
output is included for use as an address tag comparator in
high speed cache applications. The reset function pro-
vides the capability to reset all memory locations to a LOW
level.
The MATCH output of the P4C174 reflects the compari-
son result between the 8-bit data on the I/O pins and
the addressed memory location. 8K Cache lines can be
mapped into 1M-Byte address spaces by comparing 20
address bits organized as 13-line address bits and 7-page
address bits.
Low power operation of the P4C174 is enhanced by
automatic powerdown when the memory is deselected or
during long cycle times. Also, data retention is maintained
down to VCC = 2.0. Typical battery backup applications
consume only 30 µW at VCC = 3.0V.
FUNCTIONAL BLOCK DIAGRAM
ROW
8
ADDRESS
ROW
SELECT
256 x 32 x 8
MEMORY
ARRAY
RESET
8
8
DATA 8 COMPARATOR 1 (IF MATCH)
I/O
8
WE
OE
CE
COLUMN SELECT
& COLUMN
SENSE
8
5
COLUMN
ADDRESS
MATCH (OPEN DRAIN)
174.1
PIN CONFIGURATION
RESET 1
A12 2
A7 3
A6 4
A5 5
A4 6
A3 7
A2 8
A1 9
A0 10
I/00 11
I/01 12
I/02 13
GND 14
28 Vcc
27 WE
26 MATCH
25 A8
24 A9
23 A11
22 OE
21 A10
20 CE
19 I/07
18 I/06
17 I/05
16 I/04
15 I/03
DIP (P5), SOJ (J5)
TOP VIEW
Means Quality, Service and Speed
1Q97
99

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]