DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX4090EUT/V-T Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге
Компоненты Описание
производитель
MAX4090EUT/V-T Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
3V/5V, 6dB Video Buffer with Sync-Tip Clamp
and 150nA Shutdown Current
AC ELECTRICAL CHARACTERISTICS
(VCC = 3.0V, VGND = 0V, FB shorted to OUT, CIN = 0.1µF, RIN = 75Ω to GND, RL = 150Ω to GND, VSHDN = VCC, TA = +25°C, unless
otherwise noted.)
PARAMETER
Small-Signal -3dB Bandwidth
Large-Signal -3dB Bandwidth
Small-Signal 0.1dB Gain Flatness
Large-Signal 0.1dB Gain Flatness
Slew Rate
Settling Time to 0.1%
Power-Supply Rejection Ratio
Output Impedance
Differential Gain
Differential Phase
Group Delay
Peak Signal to RMS Noise
Droop
SHDN Enable Time
SYMBOL
CONDITIONS
BWSS VOUT = 100mVP-P
BWLS VOUT = 2VP-P
BW0.1dBSS VOUT = 100mVP-P
BW0.1dBLS VOUT = 2VP-P
SR
VOUT = 2V step
tS
VOUT = 2V step
PSRR f = 100kHz
ZOUT
DG
f = 5MHz
NTSC
VCC = 3V
VCC = 5V
DP
NTSC
VCC = 3V
VCC = 5V
D/dT f = 3.58MHz or 4.43MHz
SNR VIN = 1VP-P, 10MHz BW
CIN = 0.1µF (Note 4)
tON
VIN = VCLP + 1V, VSHDN = 3V, VOUT
settled to within 1% of the final voltage
MIN TYP MAX UNITS
55
MHz
45
MHz
25
MHz
17
MHz
275
V/µs
25
ns
50
dB
2.5
Ω
1
%
0.5
0.8
Degrees
0.5
20
ns
65
dB
2
3
%
250
ns
SHDN Disable Time
tOFF
VIN = VCLP + 1V, VSHDN = 0V, VOUT
settled to below 1% of the output voltage
50
ns
Note 2: All devices are 100% production tested at TA = +25°C. Specifications over temperature limits are guaranteed by design.
Note 3: Voltage gain (AV) is referenced to the clamp voltage, i.e., an input voltage of VIN = VCLP + VI would produce an output volt-
age of VOUT = VCLP + AV x VI.
Note 4: Droop is guaranteed by the Input Bias Current specification.
_______________________________________________________________________________________ 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]