MAX3443EASA(2002) Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге

Компоненты Описание

производитель

MAX3443EASA
(Rev.:2002)

±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

Maxim Integrated 

±15kV ESD-Protected, ±60V Fault-Protected,

10Mbps, Fail-Safe RS-485/J1708 Transceivers

SWITCHING CHARACTERISTICS (MAX3440E/MAX3442E/MAX3444E)

(VCC = +4.75V to +5.25V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VCC = +5V and TA = +25°C.)

PARAMETER

Driver Propagation Delay

Driver Differential Propagation Delay

Driver Differential Output

Transition Time

SYMBOL

CONDITIONS

tPLHA,

tPLHB

MAX3440E/MAX3442E,

Figure 3, RL = 54Ω, CL = 50pF

MAX3444E, RDIFF = 60Ω, CDIFF = 100pF

tDPLH,

tDPHL

Figure 4, RL = 54Ω, CL = 50pF

tLH,tHL Figure 4, RL = 54Ω, CL = 50pF

MIN TYP MAX UNITS

2000 ns

2000 ns

200

2000 ns

Driver Output Skew

tSKEWAB,

tSKEWBA

RL = 54Ω, CL = 50pF,

tSKEWAB = |tPLHA - tPHLB|,

tSKEWBA = |tPLHB - tPHLA|

350 ns

Differential Driver Output Skew

tDSKEW

RL = 54Ω, CL = 50pF,

tDSKEW = |tDPLH - tDPHL|

Maximum Data Rate

fMAX

250

Driver Enable Time to Output High

tPDZH Figure 5, RL = 500Ω, CL = 50pF

Driver Disable Time from Output High

tPDHZ Figure 5, RL = 500Ω, CL = 50pF

Driver Enable Time from Shutdown to

Output High

tPDHS

Figure 5, RL = 500Ω, CL = 50pF

(MAX3442E/MAX3444E)

Driver Enable Time to Output Low

Driver Disable Time from Output Low

tPDZL

tPDLZ

Figure 6, RL = 500Ω, CL = 50pF

Figure 6, RL = 500Ω, CL = 50pF

Driver Enable Time from Shutdown to

Output Low

tPDLS

Figure 6, RL = 500Ω, CL = 50pF

(MAX3442E/MAX3444E)

Driver Time to Shutdown

tSHDN RL = 500Ω, CL = 50pF (MAX3442E/MAX3444E)

Receiver Propagation Delay

tRPLH,

tRPHL

Figure 7, CL = 20pF, VID = 2V, VCM = 0

Receiver Output Skew

Receiver Enable Time to Output High

Receiver Disable Time from Output High

Receiver Wake Time from Shutdown

tRSKEW

tRPZH

tRPHZ

tRPWAKE

CL = 20pF, tRSKEW = |tRPLH - tRPHL|

Figure 8, RL = 1kΩ, CL = 20pF

Figure 8, RL = 1kΩ, CL = 20pF

Figure 8, RL = 1kΩ, CL = 20pF

(MAX3442E/MAX3444E)

Receiver Enable Time to Output Low

Receiver Disable Time from Output Low

tRPZL

tRPLZ

Figure 8, RL = 1kΩ, CL = 20pF

Figure 8, RL = 1kΩ, CL = 20pF

Receiver Time to Shutdown

tSHDN

RL = 500Ω, CL= 50pF

(MAX3442E/MAX3444E)

200 ns

2000

2000

kbps

ns

ns

4.2

µs

2000 ns

2000 ns

4.2

µs

800 ns

2000 ns

200 ns

2000 ns

2000 ns

4.2

µs

2000 ns

2000 ns

800 ns

4 _______________________________________________________________________________________

Share Link: