DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LT3761 Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге
Компоненты Описание
производитель
LT3761 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LT3761
Electrical Characteristics The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VIN = 24V, EN/UVLO = 24V, CTRL = 2V, PWM = 5V, unless otherwise noted.
PARAMETER
CONDITIONS
MIN
TYP
MAX UNITS
Logic Inputs/Outputs
EN/UVLO Threshold Voltage Falling
l 1.18 1.220 1.26
V
EN/UVLO Rising Hysteresis
20
mV
EN/UVLO Input Low Voltage
EN/UVLO Pin Bias Current Low
IVIN Drops Below 1µA
EN/UVLO = 1.15V
0.4
V
l 1.7
2.3
2.7
µA
EN/UVLO Pin Bias Current High
EN/UVLO = 1.33V
10
100
nA
OPENLED Output Low
IOPENLED = 1mA
200
mV
PWM Pin Signal Generator
PWM Falling Threshold
l 0.78
0.83
0.88
V
PWM Threshold Hysteresis (VPWMHYS)
PWM Pull-Up Current (IPWMUP)
IDIM/SS = 0µA
PWM = 0.7V, IDIM/SS = 0µA
0.35
0.4
0.6
V
6
7.5
9
µA
PWM Pull-Down Current (IPWMDN)
PWM = 1.5V, IDIM/SS = 0µA
68
88
110
µA
PWM Fault Mode Pull-Down Current
PWMOUT Duty Ratio for PWM Signal Generator (Note 5)
PWMOUT Signal Generator Frequency
INTVCC = 3.8V
IDIM/SS = –6.5µA
IDIM/SS = 0µA
IDIM/SS = 21.5µA
IDIM/SS = 52µA
PWM = 47nF to GND, IDIM/SS = 0µA
1.5
mA
3.1
4.1
5.2
%
6.8
7.9
9.2
%
40
47.8
56
%
95
96.5
98
%
215
300
435
Hz
PWMOUT, Gate Pin Drivers
PWMOUT Driver Output Rise Time (tr)
PWMOUT Driver Output Fall Time (tf)
PWMOUT Output Low (VOL)
CL = 560pF
CL = 560pF
PWM = 0V
35
ns
35
ns
0.05
V
PWMOUT Output High (VOH)
INTVCC –
V
0.05
GATE Output Rise Time (tr)
CL = 3300pF
25
ns
GATE Output Fall Time (tf)
GATE Output Low (VOL)
GATE Output High (VOH)
CL = 3300pF
25
ns
0.1
V
INTVCC –
V
0.05
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: Do not apply a positive or negative voltage or current source to
GATE or PWMOUT pins, otherwise permanent damage may occur.
Note 3: The LT3761E is guaranteed to meet performance specifications
from the 0°C to 125°C junction temperature. Specifications over the –40°C
to 125°C operating junction temperature range are assured by design,
characterization and correlation with statistical process controls. The
LT3761I is guaranteed over the full –40°C to 125°C operating junction
temperature range. The LT3761H is guaranteed over the full –40°C to
150°C operating junction temperature range. Operating lifetime is derated
at junction temperatures greater than 125°C.
Note 4: The LT3761 includes overtemperature protection that is intended
to protect the device during momentary overload conditions. Junction
temperature will exceed the maximum operating junction temperature
when overtemperature protection is active. Continuous operation above
the specified maximum junction temperature may impair device reliability.
Note 5: PWMOUT Duty Ratio is calculated:
Duty = IPWMUP/(IPWMUP + IPWMDN)
3761f
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]