DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX541 Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге
Компоненты Описание
производитель
MAX541 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
+5V, Serial-Input, Voltage-Output, 16-Bit DACs
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +5V ±5%, VREF = +2.5V, AGND = DGND = 0, TA = TMIN to TMAX, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
DAC Glitch Impulse
Major-carry transition
10
nVs
Digital Feedthrough
Code = 0000 hex; CS = VDD; LDAC = 0;
SCLK, DIN = 0 to VDD levels
10
nVs
DYNAMIC PERFORMANCE—REFERENCE SECTION
Reference -3dB Bandwidth
BW Code = FFFF hex
1
MHz
Reference Feedthrough
Signal-to-Noise Ratio
SNR
Code = 0000 hex, VREF = 1Vp-p at 100kHz
1
mVp-p
92
dB
Reference Input Capacitance
Code = 0000 hex
CIN
Code = FFFF hex
75
pF
120
STATIC PERFORMANCE—DIGITAL INPUTS
Input High Voltage
VIH
2.4
V
Input Low Voltage
Input Current
VIL
IIN
VIN = 0
0.8
V
±1
µA
Input Capacitance
CIN (Note 6)
10
pF
Hysteresis Voltage
VH
0.40
V
POWER SUPPLY
Positive Supply Range
VDD
Positive Supply Current
IDD
Power Dissipation
PD
4.75
5.25
V
0.3
1.1
mA
1.5
mW
TIMING CHARACTERISTICS
(VDD = +5V ±5%, VREF = +2.5V, AGND = DGND = 0, CMOS inputs, TA = TMIN to TMAX, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP
SCLK Frequency
fCLK
SCLK Pulse Width High
tCH
45
SCLK Pulse Width Low
tCL
45
CS Low to SCLK High Setup
tCSS0
45
CS High to SCLK High Setup
tCSS1
45
SCLK High to CS Low Hold
tCSH0 (Note 6)
30
SCLK High to CS High Hold
tCSH1
45
DIN to SCLK High Setup
tDS
40
DIN to SCLK High Hold
tDH
0
LDAC Pulse Width
tLDAC MAX542
50
CS High to LDAC Low Setup
tLDACS MAX542 (Note 6)
50
VDD High to CS Low
(power-up delay)
20
MAX
10
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
Note 1: Gain Error tested at VREF = 2.0V, 2.5V, and 3.0V.
Note 2: ROUT tolerance is typically ±20%.
Note 3: Min/max range guaranteed by gain-error test. Operation outside min/max limits will result in degraded performance.
Note 4: Reference input resistance is code dependent, minimum at 8555 hex.
Note 5: Slew-rate value is measured from 0% to 63%.
Note 6: Guaranteed by design. Not production tested.
_______________________________________________________________________________________ 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]