LPC2114 Просмотр технического описания (PDF) - NXP Semiconductors.

Номер в каталоге

Компоненты Описание

производитель

LPC2114

Single-chip 16/32-bit microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC

NXP Semiconductors. 

LPC2114/2124

Single-chip 16/32-bit microcontrollers; 128/256 kB ISP/IAP

flash with 10-bit ADC

Rev. 7 — 10 June 2011

Product data sheet

1. General description

The LPC2114/2124 are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation

and embedded trace support, together with 128/256 kB of embedded high-speed flash

memory. A 128-bit wide memory interface and a unique accelerator architecture enable

32-bit code execution at maximum clock rate. For critical code size applications, the

alternative 16-bit Thumb mode reduces code by more than 30 % with minimal

performance penalty.

With their compact 64-pin package, low power consumption, various 32-bit timers,

4-channel 10-bit ADC, PWM channels and 46 fast GPIO lines with up to nine external

interrupt pins these microcontrollers are particularly suitable for industrial control, medical

systems, access control and point-of-sale. With a wide range of serial communications

interfaces, they are also very well suited for communication gateways, protocol converters

and embedded soft modems as well as many other general-purpose applications.

Remark: Throughout the data sheet, the term LPC2114/2124 will apply to devices with

and without the /00 or /01 suffixes. The /00 or the /01 suffix will be used to differentiate

from other devices only when necessary.

2. Features and benefits

2.1 Key features brought by LPC2114/2124/01 devices

 Fast GPIO ports enable port pin toggling up to 3.5 times faster than the original device.

They also allow for a port pin to be read at any time regardless of its function.

 Dedicated result registers for ADC(s) reduce interrupt overhead. The ADC pads are

5 V tolerant when configured for digital I/O function(s).

 UART0/1 include fractional baud rate generator, auto-bauding capabilities and

handshake flow-control fully implemented in hardware.

 Buffered SSP serial controller supporting SPI, 4-wire SSI, and Microwire formats.

 SPI programmable data length and master mode enhancement.

 Diversified Code Read Protection (CRP) enables different security levels to be

implemented. This feature is available in LPC2114/2124/00 devices as well.

 General purpose timers can operate as external event counters.

2.2 Key features common for all devices

 16/32-bit ARM7TDMI-S microcontroller in a tiny LQFP64 package.

 16 kB on-chip static RAM.

Share Link: