LH521028 Просмотр технического описания (PDF) - Sharp Electronics

Номер в каталоге

Компоненты Описание

производитель

LH521028

CMOS 64K × 18 Static RAM

Sharp Electronics 

LH521028

TIMING DIAGRAMS – READ CYCLE (cont’d)

Read Cycle No. 4

Chip is in Read Mode: Timing illustrated for the case

when addresses are valid before E goes LOW. Data Out

is not specified to be valid until tEA, tSA and tGA, but may

become active as early as tELZ, tSLZ or tGLZ.

CMOS 64K × 18 Static RAM

ADDRESS

ALE

E

W

SL, SH

G

DQ

tASL

tAHL

VALID ADDRESS

tLHM

tRCS

tLEA

tEA

tSA

tRC

tGA

tGLZ

tSLZ

tELZ

tRCH

tEHZ

tGHZ

VALID DATA

Figure 7. Read Cycle No. 4

521028-5

4-220

Share Link: