LC7185-8750(1998) Просмотр технического описания (PDF) - SANYO -> Panasonic

Номер в каталоге

Компоненты Описание

производитель

LC7185-8750
(Rev.:1998)

CB Transceiver PLL Frequency Synthesizer and Controller

SANYO -> Panasonic 

LC7185-8750

(8) Key Matrix

It is normal to put diodes in series with the key scanning lines to avoid creating a short with the output lines.

But KO1, KO2 and KO3 lines (key scan signal output) do not need diodes.

Pins KO1,

KO2, KO3

On impedance

Item

pins

Pull-down resistor

Explanation Regarding Power On and Hold Mode

(1) Operation in hold mode

When in hold mode (HOLD = 0), the LC7185-8750 does not accept any operation other than the INIT pin being asserted

.(reset). The primary function of hold mode is to maintain the contents of station memory.

In hold mode, the programmable divider, crystal oscillator and reference divider are all stopped.

The PD pin (charge pump output) goes to high impedance. The UL pin goes to VSS.

. The channel display pins D1 and D2 go to high impedance.

. The BEEP pin goes to VSS.

. The key scan signal outputs (KO1 to KO3) go to VSS.

When the LC7185-8750 leaves hold mode, the previously selected channel is reopened.

(2) Initial state settings

The LC7185-8750 can be reset to its initial state settings (reset) after the battery has been replaced, etc., by setting INIT = 0.

The initial state that is established by an initial reset is as follows:

.When the VDD pin turned on, CH9 or CH33 is selected.

.When the VDD pin operate voltage already, CH9 is selected.

.All of station memory is set to CH33.

Linear circuit

No. 3356-9/12

Share Link: