KS8001LI Просмотр технического описания (PDF) - Micrel
Номер в каталоге
Компоненты Описание
производитель
KS8001LI Datasheet PDF : 44 Pages
| |||
KS8001
Micrel
Pin Description
Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Pin Name
MDIO
Type (Note 1)
I/O
MDC
I
RXD3/
PHYAD1
RXD2/
PHYAD2
Ipd/O
Ipd/O
RXD1/
RXD[1]/
PHYAD3
Ipd/O
RXD0/
RXD[0]/
RX
PHYAD4
Ipd/O
VDDIO
GND
RXDV/
CRSDV/
PCS_LPBK
Pwr
Gnd
Ipd/O
RXC/
Ipd/O
SMII_SELECT
RXER/
RX_ER/
ISO
GND
VDDC
TXER
TXC/
REFCLK/
CLOCK
TXEN
TXD0/
TXD[0]/
TX
Ipd/O
Gnd
Pwr
Ipd
I/O
Ipd
Ipd
Pin Function
Management Interface (MII) Data I/O
This pin requires an external 10K pull-up resistor.
Management Interface (MII) Clock Input
This pin is synchronous to the MDIO data interface
MII Mode: Receive Data Output[3]2 /
Configuration Mode: The pull-up/pull-down value is latched as PHYADDR[1]
during reset. See “Strapping Options” section for details.
MII Mode: MII Receive Data Output[2]2 /
Configuration Mode: The pull-up/pull-down value is latched as PHYADDR[2]
during reset. See “Strapping Options” section for details.
MII Mode: Receive Data Output[1]2 /
RMII Mode: Receive Data Output[1]3 /
Configuration Mode: The pull-up/pull-down value is latched as PHYADDR[3]
during reset. See “Strapping Options” section for details.
MII Mode: Receive Data Output[0]2 /
RMII Mode: Receive Data Output[0]3 /
SMII Mode: Receive Data and Control4 /
Configuration Mode: The pull-up/pull-down value is latched as PHYADDR[4]
during reset. See “Strapping Options” section for details.
Digital IO 2.5 /3.3V tolerance power supply.
Ground
MII Mode: Receive Data Valid Output /
RMII Mode: Carrier Sense/Receive Data Valid /
Configuration Mode: The pull-up/pull-down value is latched as pcs_lpbk
during reset. See “Strapping Options” section for details.
MII Receive Clock Output
Operating at:
25 MHz = 100 Mbps
2.5 MHz = 10 Mbps
Configuration Mode: The pull-up/pull-down value is latched as SMII during
reset. See “Strapping Options” section for details.
MII Mode: Receive Error Output /
RMII Mode: Receive Error /
Configuration Mode: The pull-up/pull-down value is latched as ISOLATE
during reset. See “Strapping Options” section for details.
Ground
Digital core 1.8 V only power supply
MII Transmit Error Input
MII Mode: MII Transmit Clock Output /
RMII Mode: 50 MHz Reference Clock Input /
SMII Mode: 125 MHz Synchronization Clock Input
MII Transmit Enable Input
MII Mode: Transmit Data Input[0] /
RMII Mode: Transmit Data Input[0] /
SMII Mode: Transmit Data and Control
May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE
MICREL CONFIDENTIAL. DO NOT DISTRIBUTE.
6
KS8001
Share Link: 