KM732V599A Просмотр технического описания (PDF) - Samsung
Номер в каталоге
Компоненты Описание
производитель
KM732V599A Datasheet PDF : 15 Pages
| |||
KM732V599A/L
PRELIMINARY
32Kx32 Synchronous SRAM
AC TIMING CHARACTERISTICS
(VDD=3.3V-5%/+10%, TA=0 to 70°C)
Parameter
Cycle Time
Clock Access Time
Output Enable to Data Valid
Clock High to Output Low-Z
Output Hold from Clock High
Output Enable Low to Output Low-Z
Output Enable High to Output High-Z
Clock High to Output High-Z
Clock High Pulse Width
Clock Low Pulse Width
Address Setup to Clock High
Address Status Setup to Clock High
Data Setup to Clock High
Write Setup to Clock High (GW, BW, WEX)
Address Advance Setup to Clock High
Chip Select Setup to Clock High
Address Hold from Clock High
Address Status Hold from Clock High
Data Hold from Clock High
Write Hold from Clock High (GW, BW, WEX)
Address Advance Hold from Clock High
Chip Select Hold from Clock High
ZZ High to Power Down
ZZ Low to Power Up
Symbol
tCYC
tCD
tOE
tLZC
tOH
tLZOE
tHZOE
tHZC
tCH
tCL
tAS
tSS
tDS
tWS
tADVS
tCSS
tAH
tSH
tDH
tWH
tADVH
tCSH
tPDS
tPUS
KM732V599A-7
Min
Max
7.5
-
-
4.5
-
4.5
0
-
1.5
-
0
-
-
4.0
1.5
5.0
2.5
-
2.5
-
2.0
-
2.0
-
2.0
-
2.0
-
2.0
-
2.0
-
0.5
-
0.5
-
0.5
-
0.5
-
0.5
-
0.5
-
2
-
2
-
KM732V599A-8
Min
Max
8.6
-
-
5.0
-
5.0
0
-
1.5
-
0
-
-
4.0
1.5
5.0
2.5
-
2.5
-
2.0
-
2.0
-
2.0
-
2.0
-
2.0
-
2.0
-
0.5
-
0.5
-
0.5
-
0.5
-
0.5
-
0.5
-
2
-
2
-
KM732V599A-10
Min
Max
10
-
-
5.0
-
5.0
0
-
1.5
-
0
-
-
4.0
1.5
5.0
3.0
-
3.0
-
2.0
-
2.0
-
2.0
-
2.0
-
2.0
-
2.0
-
0.5
-
0.5
-
0.5
-
0.5
-
0.5
-
0.5
-
2
-
2
-
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
cycle
cycle
NOTE : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and
CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for the this device to remain enabled.
3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.
-8-
May 1997
Rev 1.0
Share Link: 