DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

K4X56163PE Просмотр технического описания (PDF) - Samsung

Номер в каталоге
Компоненты Описание
производитель
K4X56163PE
Samsung
Samsung Samsung
K4X56163PE Datasheet PDF : 48 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
K4X56163PE-L(F)G
Mobile-DDR SDRAM
16M x16 Mobile DDR SDRAM
FEATURES
• 1.8V power supply, 1.8V I/O power
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• MRS cycle with address key programs
- CAS Latency ( 3 )
- Burst Length ( 2, 4, 8 )
- Burst Type (Sequential & Interleave)
- Partial Self Refresh Type ( Full, 1/2, 1/4 array )
- Internal Temperature Compensated Self Refresh
- Driver strength ( 1, 1/2, 1/4, 1/8 )
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK).
• Data I/O transactions on both edges of data strobe, DM for masking.
• Edge aligned data output, center aligned data input.
• No DLL; CK to DQS is not synchronized.
• LDM/UDM for write masking only.
• 7.8us auto refresh duty cycle.
• CSP package.
Operating Frequency
Speed @CL3
*CL : CAS Latency
DDR200
100Mhz
DDR133
66Mhz
Column address configuration
Organization
16Mx16
DM is internally loaded to match DQ and DQS identically.
Row Address
A0 ~ A12
Column Address
A0-A8
1
March 2004

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]