ISP1583 Просмотр технического описания (PDF) - Philips Electronics
Номер в каталоге
Компоненты Описание
производитель
ISP1583 Datasheet PDF : 87 Pages
| |||
Philips Semiconductors
ISP1583
Hi-Speed USB peripheral controller
• Split bus mode (BUS_CONF = LOW): 8-bit multiplexed address and data bus, and
separate 8-bit and 16-bit DMA bus
• Generic processor mode (BUS_CONF = HIGH): separate 8-bit address and 16-bit
data bus.
Details of the bus configurations for each mode are given in Table 3. Typical interface
circuits for each mode are given in Section 14.
Table 3: Bus configuration modes
Pin
PIO width
BUS_CONF
DMA width
WIDTH = 0
LOW
AD[7:0]
D[7:0]
HIGH
A[7:0] and
D[15:0]
D[7:0]
WIDTH = 1
D[15:0]
D[15:0]
Description
split bus mode:
• Multiplexed address/data on pins AD[7:0]
• Separate 8- bit or 16-bit DMA bus on pins DATA[15:0].
generic processor mode:
• Separate 8-bit address on pins AD[7:0]
• 16-bit data (PIO and DMA) on pins DATA[15:0].
8.11 Output pins status
Table 4 illustrates the behavior of output pins when VCC(I/O) is supplied with VCC(3V3)
in various operating conditions.
Table 4: ISP1583 pin status[1]
VCC(3V3) VCC(I/O) State
Pin
RESET_N
0V
0V
dead[2]
X
0V
1.65 V plug-out[3] X
to 3.6 V
0 V −> 1.65 V plug-in[4] X
3.3 V to 3.6 V
3.3 V
1.65 V reset
to 3.6 V
LOW
3.3 V
1.65 V normal
to 3.6 V
HIGH
INT_N
X
LOW
LOW
HIGH
HIGH
SUSPEND
X
HIGH
HIGH
LOW
LOW
DATA[15:0]
X
input
high-Z
high-Z
high-Z
DREQ
X
high-Z
high-Z
high-Z
high-Z
DA2 DA1
X
X
HIGH input
DA0
X
input
CS0_N
X
HIGH
HIGH input input HIGH
HIGH HIGH HIGH HIGH
HIGH HIGH HIGH HIGH
[1] X: don’t care.
[2] Dead: the USB cable is plugged-out and VCC(I/O) is not available.
[3] Plug-out: the USB cable is not present but VCC(I/O) is available.
[4] Plug-in: the USB cable is being plugged-in and VCC(I/O) is available.
8.12 Interrupt
8.12.1 Interrupt output pin
The Interrupt Configuration register of the ISP1583 controls the behavior of the INT
output pin. The polarity and signaling mode of the INT pin can be programmed by
setting bits INTPOL and INTLVL of the Interrupt Configuration register (R/W: 10h);
see Table 25. Bit GLINTENA of the Mode register (R/W: OCh) is used to enable
9397 750 13461
Product data
Rev. 03 — 12 July 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
16 of 87
Share Link: 