ISP1181A Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге

Компоненты Описание

производитель

ISP1181A

Full-speed Universal Serial Bus peripheral controller

Philips Electronics 

Philips Semiconductors

ISP1181A

Full-speed USB peripheral controller

Table 2: Pin description…continued

Symbol[1]

Pin

Type Description

TSSOP48 HVQFN48

DATA5

31

26

I/O bit 5 of D[15:0]; bidirectional data line

(slew-rate controlled output, 4 mA)

DATA4

32

27

I/O bit 4 of D[15:0]; bidirectional data line

(slew-rate controlled output, 4 mA)

DATA3

33

28

I/O bit 3 of D[15:0]; bidirectional data line

(slew-rate controlled output, 4 mA)

DATA2

34

29

I/O bit 2 of D[15:0]; bidirectional data line

(slew-rate controlled output, 4 mA)

DATA1

35

30

I/O bit 1 of D[15:0]; bidirectional data line

(slew-rate controlled output, 4 mA)

GND

36

31

-

ground supply

VCC(3.3)

37

32

-

supply voltage (3.0 V to 3.6 V); leave this

pin unconnected when using VCC = 5.0 V

AD0

38

33

I/O multiplexed bidirectional address and data

line; represents address A0 or bit 0 of

D[15:0] in conjunction with input ALE;

level-sensitive input or slew-rate controlled

output (4 mA)

Address phase: a HIGH-to-LOW transition

on input ALE latches the level on this pin as

address A0 (1 = command, 0 = data)

Data phase: during reading this pin outputs

bit D[0]; during writing the level on this pin is

latched as bit D[0]

A0

39

34

I

address input; selects command (A0 = 1) or

data (A0 = 0); in a multiplexed address/data

bus configuration this pin is not used and

must be tied LOW (connect to GND)

RD

40

35

I

read strobe input

WR

41

36

I

write strobe input

ALE

42

37

I

address latch enable input; a HIGH-to-LOW

transition latches the level on pin AD0 as

address information in a multiplexed

address/data bus configuration; must be

tied LOW (connect to GND) for a separate

address/data bus configuration

CS

43

38

I

chip select input

RESET

44

39

I

reset input (Schmitt trigger); a LOW level

produces an asynchronous reset; connect

to VCC for power-on reset (internal POR

circuit)

CLKOUT

45

40

O programmable clock output (2 mA)

9397 750 13959

Product data

Rev. 05 — 08 December 2004

© Koninklijke Philips Electronics N.V. 2004. All rights reserved.

7 of 70

Share Link: