X24C04S14B Просмотр технического описания (PDF) - Xicor -> Intersil

Номер в каталоге

Компоненты Описание

производитель

X24C04S14B

4K (512 x 8bit) Serial E²PROM

Xicor -> Intersil 

X24C04

DEVICE OPERATION

The X24C04 supports a bidirectional bus oriented pro-

tocol. The protocol defines any device that sends data

onto the bus as a transmitter, and the receiving device

as the receiver. The device controlling the transfer is a

master and the device being controlled is the slave. The

master will always initiate data transfers, and provide

the clock for both transmit and receive operations.

Therefore, the X24C04 will be considered a slave in all

applications.

Figure 1. Data Validity

Clock and Data Conventions

Data states on the SDA line can change only during SCL

LOW. SDA state changes during SCL HIGH are re-

served for indicating start and stop conditions. Refer to

Figures 1 and 2.

Start Condition

All commands are preceded by the start condition,

which is a HIGH to LOW transition of SDA when SCL is

HIGH. The X24C04 continuously monitors the SDA and

SCL lines for the start condition and will not respond to

any command until this condition has been met.

SCL

SDA

DATA STABLE DATA

CHANGE

Figure 2. Definition of Start and Stop

3839 FHD F06

SCL

SDA

START BIT

STOP BIT

3839 FHD F07

3

Share Link: