IDT82P2282PK Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

производитель

IDT82P2282PK

Dual T1/E1/J1 Long Haul / Short Haul Transceiver

Integrated Device Technology 

List of Figures

Figure 1. 100-Pin TQFP (Top View) .............................................................................................................................................................................. 3

Figure 2. Receive / Transmit Line Circuit .................................................................................................................................................................... 14

Figure 3. Monitoring Receive Path .............................................................................................................................................................................. 15

Figure 4. Monitoring Transmit Path ............................................................................................................................................................................. 15

Figure 5. Jitter Attenuator ............................................................................................................................................................................................ 17

Figure 6. AMI Bipolar Violation Error ........................................................................................................................................................................... 19

Figure 7. B8ZS Excessive Zero Error ......................................................................................................................................................................... 19

Figure 8. HDB3 Code Violation & Excessive Zero Error ............................................................................................................................................. 19

Figure 9. E1 Frame Searching Process ...................................................................................................................................................................... 30

Figure 10. Basic Frame Searching Process ................................................................................................................................................................ 31

Figure 11. TS16 Structure Of CAS Signaling Multi-Frame .......................................................................................................................................... 33

Figure 12. Standard HDLC Packet .............................................................................................................................................................................. 44

Figure 13. Overhead Indication In The FIFO ............................................................................................................................................................... 45

Figure 14. Standard SS7 Packet ................................................................................................................................................................................. 46

Figure 15. Signaling Output In T1/J1 Mode ................................................................................................................................................................. 50

Figure 16. Signaling Output In E1 Mode ...................................................................................................................................................................... 50

Figure 17. T1/J1 To E1 Format Mapping - G.802 Mode .............................................................................................................................................. 55

Figure 18. T1/J1 To E1 Format Mapping - One Filler Every Four Channels Mode ..................................................................................................... 55

Figure 19. T1/J1 To E1 Format Mapping - Continuous Channels Mode ..................................................................................................................... 56

Figure 20. No Offset When FE = 1 & DE = 1 In Receive Path .................................................................................................................................... 57

Figure 21. No Offset When FE = 0 & DE = 0 In Receive Path .................................................................................................................................... 57

Figure 22. No Offset When FE = 0 & DE = 1 In Receive Path .................................................................................................................................... 58

Figure 23. No Offset When FE = 1 & DE = 0 In Receive Path .................................................................................................................................... 58

Figure 24. E1 To T1/J1 Format Mapping - G.802 Mode .............................................................................................................................................. 62

Figure 25. E1 To T1/J1 Format Mapping - One Filler Every Four Channels Mode ..................................................................................................... 62

Figure 26. E1 To T1/J1 Format Mapping - Continuous Channels Mode ..................................................................................................................... 63

Figure 27. No Offset When FE = 1 & DE = 1 In Transmit Path ................................................................................................................................... 64

Figure 28. No Offset When FE = 0 & DE = 0 In Transmit Path ................................................................................................................................... 64

Figure 29. No Offset When FE = 0 & DE = 1 In Transmit Path ................................................................................................................................... 65

Figure 30. No Offset When FE = 1 & DE = 0 In Transmit Path ................................................................................................................................... 65

Figure 31. DSX-1 Waveform Template ........................................................................................................................................................................ 80

Figure 32. T1/J1 Pulse Template Measurement Circuit .............................................................................................................................................. 80

Figure 33. E1 Waveform Template .............................................................................................................................................................................. 80

Figure 34. E1 Pulse Template Measurement Circuit ................................................................................................................................................... 80

Figure 35. G.772 Non-Intrusive Monitor ...................................................................................................................................................................... 92

Figure 36. Hardware Reset When Powered-Up .......................................................................................................................................................... 95

Figure 37. Hardware Reset In Normal Operation ........................................................................................................................................................ 95

Figure 38. Read Operation In SPI Mode ..................................................................................................................................................................... 96

Figure 39. Write Operation In SPI Mode ...................................................................................................................................................................... 96

Figure 40. JTAG Architecture .................................................................................................................................................................................... 346

Figure 41. JTAG State Diagram ................................................................................................................................................................................ 352

Figure 42. I/O Timing in Non-Multiplexed Mode ........................................................................................................................................................ 356

Figure 43. I/O Timing in Multiplexed Mode ................................................................................................................................................................ 357

Figure 44. T1/J1 Jitter Tolerance Performance Requirement .................................................................................................................................... 362

Figure 45. E1 Jitter Tolerance Performance Requirement ........................................................................................................................................ 363

Figure 46. T1/J1 Jitter Transfer Performance Requirement (AT&T62411 / GR-253-CORE / TR-TSY-000009) ....................................................... 364

Figure 47. E1 Jitter Transfer Performance Requirement (G.736) .............................................................................................................................. 365

Figure 48. Motorola Non-Multiplexed Mode Read Cycle ........................................................................................................................................... 366

List of Figures

viii

October 7, 2003

Share Link: