IDT82V2082 Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

производитель

IDT82V2082

DUAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT

Integrated Device Technology 

List of Figures

Figure-1

Figure-2

Figure-3

Figure-4

Figure-5

Figure-6

Figure-7

Figure-8

Figure-9

Figure-10

Figure-11

Figure-12

Figure-13

Figure-14

Figure-15

Figure-16

Figure-17

Figure-18

Figure-19

Figure-20

Figure-21

Figure-22

Figure-23

Figure-24

Figure-25

Figure-26

Figure-27

Figure-28

Figure-29

Figure-30

Figure-31

Figure-32

Figure-33

Figure-34

Figure-35

Figure-36

Figure-37

Block Diagram ................................................................................................................. 2

IDT82V2082 TQFP80 Package Pin Assignment ............................................................ 9

IDT82V2082 FPBGA81 Package Pin Assignment (Top View) ..................................... 10

E1 Waveform Template Diagram .................................................................................. 20

E1 Pulse Template Test Circuit ..................................................................................... 20

DSX-1 Waveform Template .......................................................................................... 20

T1 Pulse Template Test Circuit ..................................................................................... 20

Receive Path Function Block Diagram .......................................................................... 26

Transmit/Receive Line Circuit ....................................................................................... 27

Monitoring Receive Line in Another Chip ...................................................................... 27

Monitor Transmit Line in Another Chip .......................................................................... 27

G.772 Monitoring Diagram ............................................................................................ 29

Jitter Attenuator ............................................................................................................. 30

LOS Declare and Clear ................................................................................................. 31

Analog Loopback .......................................................................................................... 36

Digital Loopback ............................................................................................................ 36

Remote Loopback ......................................................................................................... 37

Auto Report Mode ......................................................................................................... 39

Manual Report Mode ..................................................................................................... 40

TCLK Operation Flowchart ............................................................................................ 41

Serial Microcontroller Interface Function Timing ........................................................... 42

JTAG Architecture ......................................................................................................... 66

JTAG State Diagram ..................................................................................................... 69

Transmit System Interface Timing ................................................................................ 77

Receive System Interface Timing ................................................................................. 77

E1 Jitter Tolerance Performance .................................................................................. 78

T1/J1 Jitter Tolerance Performance .............................................................................. 79

E1 Jitter Transfer Performance ..................................................................................... 80

T1/J1 Jitter Transfer Performance ................................................................................ 81

JTAG Interface Timing .................................................................................................. 82

Serial Interface Write Timing ......................................................................................... 83

Serial Interface Read Timing with SCLKE=1 ................................................................ 83

Serial Interface Read Timing with SCLKE=0 ................................................................ 83

Non-Multiplexed Motorola Read Timing ........................................................................ 84

Non-Multiplexed Motorola Write Timing ........................................................................ 85

Non-Multiplexed Intel Read Timing ............................................................................... 86

Non-Multiplexed Intel Write Timing ............................................................................... 87

List of Figures

8

May 4, 2009

Share Link: