DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

IDT2308A Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге
Компоненты Описание
производитель
IDT2308A
IDT
Integrated Device Technology IDT
IDT2308A Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
IDT2308A
3.3V ZERO DELAY CLOCK MULTIPLIER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS - COMMERCIAL
Symbol Parameter
Conditions
t1
Output Frequency
30pF Load, all devices
t1
Output Frequency
20pF Load, -1H, -2H Devices
t1
Output Frequency
15pF Load, -1, -2, -3, -4 devices
Duty Cycle = t2 ÷ t1
(-1, -2, -3, -4, -1H, -2H)
Measured at 1.4V, FOUT = 66.66MHz
30pF Load
Duty Cycle = t2 ÷ t1
(-1, -2, -3, -4, -1H, -2H)
Measured at 1.4V, FOUT = 50MHz
15pF Load
t3
Rise Time (-1, -2, -3, -4)
Measured between 0.8V and 2V, 30pF Load
t3
Rise Time (-1, -2, -3, -4)
Measured between 0.8V and 2V, 15pF Load
t3
Rise Time (-1H, -2H)
Measured between 0.8V and 2V, 30pF Load
t4
Fall Time (-1, -2, -3, -4)
Measured between 0.8V and 2V, 30pF Load
t4
Fall Time (-1, -2, -3, -4)
Measured between 0.8V and 2V, 15pF Load
t4
Fall Time (-1H)
Measured between 0.8V and 2V, 30pF Load
t5
Output to Output Skew on same Bank
All outputs equally loaded
(-1, -2, -3, -4)
Output to Output Skew (-1H, -2H)
All outputs equally loaded
Output Bank A to Output Bank B (-1, -4, -2H)
All outputs equally loaded
Output Bank A to Output Bank B Skew (-2, -3)
All outputs equally loaded
t6
Delay, REF Rising Edge to FBK Rising Edge
Measured at VDD/2
t7
Device to Device Skew
Measured at VDD/2 on the FBK pins of devices
t8
Output Slew Rate
Measured between 0.8V and 2V on -1H, -2H
device using Test Circuit 2
tJ
Cycle to Cycle Jitter
(-1, -1H, -4)
Measured at 66.67 MHz, loaded outputs, 15pF Load
Measured at 66.67 MHz, loaded outputs, 30pF Load
Measured at 133.3 MHz, loaded outputs, 15pF Load
tJ
Cycle to Cycle Jitter
Measured at 66.67 MHz, loaded outputs, 30pF Load
(-2, -2H, -3)
Measured at 66.67 MHz, loaded outputs, 15pF Load
tLOCK PLL Lock Time
Stable Power Supply, valid clocks presented
on REF and FBK pins
Min.
Typ. Max. Unit
10
100 MHz
10
133.3 MHz
10
133.3 MHz
40
50
60
%
45
50
55
%
2.2
ns
1.5
ns
1.5
ns
2.2
ns
1.5
ns
1.25
ns
200
ps
200
ps
200
ps
400
ps
0
±250
ps
0
700
ps
1
V/ns
200
200
ps
100
400
ps
400
1
ms
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]