DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HDMP-0482 Просмотр технического описания (PDF) - HP => Agilent Technologies

Номер в каталоге
Компоненты Описание
производитель
HDMP-0482 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HDMP-0482 DC Electrical Specifications, Ta = 0°C to +70°C, VCC = 3.15V to 3.45V
Symbol
Parameter
Min.
Typ.
VIH,LVTTL
VIL,LVTTL
VOH,LVTTL
VOL,LVTTL
IIH,LVTTL
IIL,LVTTL
ICC
LVTTL Input High Voltage Range
LVTTL Input Low Voltage Range
LVTTL Output High Voltage Range, IOH = -400 µA
LVTTL Output Low Voltage Level, IOL = 1 mA
Input High Current (Magnitude), VIN = 2.4 V, VCC = 3.45 V
Input Low Current (Magnitude), VIN = 0.4 V, VCC = 3.45 V
Total Supply Current, Ta = 25°C
2.0
0
2.2
0
.003
300
330
HDMP-0482 AC Electrical Specifications, Ta = 0°C to +70°C, VCC = 3.15V to 3.45V
Symbol
Parameter
Min.
Typ.
tloop
tcell
tr,LVTTLin
tf,LVTTLin
trs,HS_OUT
tfs,HS_OUT
trd,HS_OUT
tfd,HS_OUT
VIP,HS_IN
VOP,HS_OUT
Total Loop Latency from FM_NODE[0] to TO_NODE[0]
2.8
Per Cell Latency from FM_NODE[7] to TO_NODE[0]
0.5
Input LVTTL Rise Time Requirement, 0.8 V to 2.0 V
2
Input LVTTL Fall Time Requirement, 2.0 V to 0.8 V
2
HS_OUT Single-Ended Rise Time, 20%-80%
200
HS_OUT Single-Ended Rise Time, 20%-80%
200
HS_OUT Differential Rise Time, 20%-80%
200
HS_OUT Differential Rise Time, 20%-80%
200
HS_IN Input Peak to Peak Required Differential Voltage Range 400
1200
HS_OUT Output Pk-Pk Diff. Voltage Range (Z0 = 75, Fig. 9)
1100
1400
HDMP-0482 Power Dissipation, Ta = 0°C to +70°C, VCC = 3.15V to 3.45V
Symbol
Parameter
Unit
Typ.
PD
Power Dissipation
mW
1090
HDMP-0482 Output Jitter Characteristics, Ta = 0°C to +70°C, VCC = 3.15V to 3.45V
Symbol
Parameter
Unit
Typ.
RJ
Random Jitter at TO_NODE pins (1 sigma rms)
DJ
Deterministic Jitter at TO_NODE pins (pk-pk)
Please refer to Figures 6 and 7 for jitter measurement setup information.
ps
5
ps
24
HDMP-0482 Locking Characteristics, Ta = 0°C to +70°C, VCC = 3.15V to 3.45V
Parameter
Unit Max.
Bit Sync Time (phase lock)
Frequency Lock at Powerup
bits
2500
µs
500
Max.
4.0
0.8
3.45
0.6
40
600
400
Units
V
V
V
V
µA
µA
mA
Max.
4.2
0.8
350
350
350
350
2000
2000
Units
ns
ns
ns
ns
ps
ps
ps
ps
mV
mV
Max.
1380
Max.
8

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]