DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

GS1524A(2005) Просмотр технического описания (PDF) - Gennum -> Semtech

Номер в каталоге
Компоненты Описание
производитель
GS1524A
(Rev.:2005)
Gennum
Gennum -> Semtech Gennum
GS1524A Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
1.2 GS1524A Pin Descriptions
GS1524A Data Sheet
Table 1-1: GS1524A Pin Descriptions
Pin
Number
Name
Timing
Type
Description
1
2, 15
3, 6, 11, 14
4, 5
7, 8
9
10
12, 13
16
CLI
VCC
VEE
SDI, SDI
AGC+,
AGC-
BYPASS
MCLADJ
SDO, SDO
CD/MUTE
Analog
Analog
Analog
Analog
Analog
Not
Synchronous
Analog
Analog
Not
Synchronous
Output
Cable Length Indicator.
An analog voltage will be output proportional to the cable length
connected to the serial digital input.
NOTE: CLI is recommended for data rates up the 360Mb/s only.
Power
Most positive power supply connection.
Connect to +3.3V DC.
Power
Most negative power supply connection.
Connect to GND.
Input
Serial digital differential input.
External AGC capacitor.
Connect pin 7 and pin 8 together through a 1uF capacitor.
Input
Forces the Equalizing and DC RESTORE stages into bypass mode
when HIGH. No equalization occurs in this mode.
Input
Maximum cable length adjust.
Adjusts the approximate maximum amount of cable to be equalized
(from 0m to the maximum cable length). The output is muted (latched to
the last state) when the maximum cable length is achieved.
NOTE: MCLADJ is only recommended for data rates up to 360Mb/s.
Output
Equalized serial digital differential output.
Bidirectional
STATUS SIGNAL OUTPUT / CONTROL SIGNAL INPUT
levels are LVCMOS/LVTTL compatible.
OUTPUT (CD):
Indicates the presence of a valid input signal. When the CD pin is LOW,
a valid input signal has been detected. When this pin is HIGH, the input
signal is invalid. If CD is set HIGH, the serial digital output of the device
will be forced to a steady state (latched to the last state).
NOTE: This pin will indicate loss of carrier for data rates > 19Mb/s.
INPUT (MUTE):
When the MUTE pin is set HIGH by the application interface, the serial
digital output of the device will be forced to a steady state (latched to the
last state). When the MUTE pin is set LOW, the serial digital output of
the device will be active.
NOTE: The CD/MUTE pin is not functional when BYPASS is set HIGH.
28852 - 1 May 2005
4 of 16

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]