DS2155DK Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге

Компоненты Описание

производитель

DS2155DK

T1/E1/J1 Single-Chip Transceiver Design Kit Daughter Cards

Maxim Integrated 

DS2155DK/DS2156DK T1/E1/J1 Single-Chip Transceiver Design Kit Daughter Cards

Sample UTOPIA II Configuration (DS2156 Only)

The following register settings configure the DS2156 daughter card for UTOPIA II, single CLAV, 8-bit mode on PHY

port 0. UTOPIA II bus connection is provided by header J1 (Tx) and header J2 (Rx).

After configuring the following registers toggle the MSTREG.URST bit to reset the UTOPIA II core.

UTOPIA II Setup, Register Settings for daughter card CPLD

NAME

SWITCH 1

SWITCH 2

SWITCH 3

VALUE

0x0F

0x03

0x0F

NAME

SWITCH 4

LEVELS

VALUE

0x0F

0x07

UTOPIA II Setup, Register Settings for DS2156 E1 Configuration

NAME

VALUE

NAME

VALUE

MSTREG

E1RCR1

E1RCR2

E1TCR1

E1TCR2

CCR1

CCR4

IOCR1

IOCR2

0x02

0x68

0x00

0x15

0x00

0x00

0x00

0x00

0x00

LBCR

TAF

TNAF

LIC1

LIC2

LIC3

LIC4

0x00

0x9B

0xC0

0x11

0x90

0x00

0x00

UTOPIA II Setup, Register Settings for DS2156 UTOPIA II Configuration

NAME

VALUE

NAME

VALUE

U_TCFR

U_TCR1

U_TCR2

U_RCFR

U_RCR1

0x01

0x05

0x00

0x01

0x01

U_RCR2

U_TIUPB

PCPR

PCDR1, 2, 3, 4

0x0

0x0

0x22

0x0

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets given in Table 1 are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET

0X0000

to

0X0015

0X1000

to 0X10ff

DEVICE

DESCRIPTION

CPLD

Board identification and clock/signal routing

Single-Chip

Transceiver

Board is populated with one of the following:

DS2156, DS2155, DS21352, or DS21354.

Please see data sheet for details.

Registers in the CPLD can be easily modified using the ChipView.exe, a host-based user interface software along

with the definition file named DS215x_35x_CPLD_V2.def. Definition files for the SCT are named DS2155.def,

DS21352.def, or DS21354.def, depending on the board population option.

5 of 21

Share Link: