DS21455 Просмотр технического описания (PDF) - Dallas Semiconductor -> Maxim Integrated

Номер в каталоге

Компоненты Описание

производитель

DS21455

Quad T1/E1/J1 Transceivers

Dallas Semiconductor -> Maxim Integrated 

DS21455/DS21458 Quad T1/E1/J1 Transceivers

Figure 36-10. Transmit Side 2.048MHz Boundary Timing (With Elastic Store Enabled) ........................................ 237

Figure 36-11. Receive Side Timing ......................................................................................................................... 238

Figure 36-12. Receive Side Boundary Timing (With Elastic Store Disabled).......................................................... 239

Figure 36-13. Receive Side Boundary Timing, RSYSCLK = 1.544MHz (With Elastic Store Enabled) ................... 240

Figure 36-14. Receive Side Boundary Timing, RSYSCLK = 2.048MHz (With Elastic Store Enabled) .................. 241

Figure 36-15. Receive IBO Channel Interleave Mode Timing................................................................................. 242

Figure 36-16. Receive IBO Frame Interleave Mode Timing.................................................................................... 243

Figure 36-17. G.802 Timing, E1 Mode Only............................................................................................................ 244

Figure 36-18. Transmit Side Timing ........................................................................................................................ 245

Figure 36-19. Transmit Side Boundary Timing (With Elastic Store Disabled)......................................................... 246

Figure 36-20. Transmit Side Boundary Timing, TSYSCLK = 1.544MHz (With Elastic Store Enabled) ................. 247

Figure 36-21. Transmit Side Boundary Timing, TSYSCLK = 2.048MHz (With Elastic Store Enabled) .................. 248

Figure 36-22. Transmit IBO Channel Interleave Mode Timing................................................................................ 249

Figure 36-23. Transmit IBO Frame Interleave Mode Timing................................................................................... 250

Figure 38-1. Intel Bus Read Timing (BTS = 0 / MUX = 1) ....................................................................................... 254

Figure 38-2. Intel Bus Write Timing (BTS = 0 / MUX = 1) ....................................................................................... 254

Figure 38-3. Motorola Bus Timing (BTS = 1 / MUX = 1).......................................................................................... 255

Figure 38-4. Intel Bus Read Timing (BTS = 0 / MUX = 0) ....................................................................................... 257

Figure 38-5. Intel Bus Write Timing (BTS = 0 / MUX = 0) ....................................................................................... 257

Figure 38-6. Motorola Bus Read Timing (BTS = 1 / MUX = 0) ................................................................................ 258

Figure 38-7. Motorola Bus Write Timing (BTS = 1 / MUX = 0) ................................................................................ 258

Figure 38-8. Receive Side Timing, Elastic Store Disabled (T1 Mode) .................................................................... 260

Figure 38-9. Receive Side Timing, Elastic Store Disabled (E1 Mode) .................................................................... 261

Figure 38-10. Receive Side Timing, Elastic Store Enabled (T1 Mode) ................................................................... 262

Figure 38-11. Receive Side Timing, Elastic Store Enabled (E1 Mode)................................................................... 263

Figure 38-12. Receive Line Interface Timing........................................................................................................... 264

Figure 38-13. Transmit Side Timing ........................................................................................................................ 266

Figure 38-14. Transmit Side Timing, Elastic Store Enabled.................................................................................... 267

Figure 38-15. Transmit Line Interface Timing.......................................................................................................... 268

Figure 39-1. DS21458 (17mm CSBGA) .................................................................................................................. 269

Figure 39-2. DS21455 (27mm BGA) ....................................................................................................................... 270

7 of 270

Share Link: