CY7C1340F-100AC Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY7C1340F-100AC

4-Mb (128K x 32) Pipelined DCD Sync SRAM

Cypress Semiconductor 

CY7C1340F

Switching Waveforms

Read Timing[17]

tCYC

CLK

ADSP

ADSC

ADDRESS

GW, BWE,BW

[A:D]

CE

ADV

OE

Data Out (Q)

tCH tCL

tADS tADH

tADS tADH

tAS tAH

A1

A2

tWES tWEH

tCES tCEH

A3

Burst continued with

new base address

Deselect

cycle

tADVS tADVH

ADV suspends burst

t

CLZ

High-Z

tCO

tOEHZ

Q(A1)

tOEV

tCO

tOELZ

tDOH

Q(A2) Q(A2 + 1)

Single READ

tCHZ

Q(A2 + 2)

Q(A2 + 3)

BURST READ

Q(A2) Q(A2 + 1) Q(A3)

Burst wraps around

to its initial state

DON’T CARE

UNDEFINED

Note:

17. On this diagram, when CE is LOW: CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH: CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05219 Rev. *A

Page 12 of 17

Share Link: