CY7C1061AV33
Document History Page
Document Title: CY7C1061AV33 16-Mbit (1M x 16) Static RAM
Document Number: 38-05256
REV.
ECN NO.
Issue
Date
Orig. of
Change
Description of Change
**
113725 03/28/02
NSL New Data Sheet
*A
117058 07/31/02
DFP Removed 15-ns bin
*B
117989 08/30/02
DFP Added 8-ns bin
Changed Icc for 8, 10, 12 bins
tpower changed from 1 µs to 1 ms.
Load Cap Comment changed (for Tx line load)
tSD changed to 5.5 ns for the 10-ns bin
Changed some 8-ns bin numbers (tHZ, tDOE, tDBE)
Removed hz<lz comments from data sheet
*C
120383 11/06/02
DFP Final data sheet
Added note 3 to “AC Test Loads and Waveforms” and note 7 to tpu and tpd
Updated Input/Output Caps (for 48BGA only) to 8 pF/10 pF and for the
54-pin TSOP to 6/8 pF
*D
124439 2/25/03
MEG Changed ISB1 from 100 mA to 70 mA
Shaded fBGA production ordering information
*E
492137 See ECN NXR Corrected Block Diagram on page #1
Removed 8 ns speed bin
Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration
Included Note #1 and 2 on page #2
Changed the description of IIX from Input Load Current to Input Leakage
Current in DC Electrical Characteristics table
Updated the Ordering Information Table
*F
508117 See ECN NXR Updated FBGA Pin Configuration
Updated Ordering Information table
*G
877322 See ECN
VKN Updated Ordering Information table
Document #: 38-05256 Rev. *G
Page 10 of 10
[+] Feedback