CY7C1021CV26 Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY7C1021CV26

1-Mbit (64 K × 16) Static RAM

Cypress Semiconductor 

CY7C1021CV26

Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [16, 17]

tWC

ADDRESS

CE

WE

BHE, BLE

DATA I/O

ADDRESS

tSA

tSCE

tAW

tHA

tPWE

tBW

tSD

tHD

Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)

tWC

BHE, BLE

WE

CE

DATA I/O

tSA

tBW

tAW

tHA

tPWE

tSCE

tSD

tHD

Notes

16. Data I/O is high-impedance if OE or BHE and/or BLE= VIH.

17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

Document Number: 38-05589 Rev. *F

Page 9 of 16

[+] Feedback

Share Link: